Stack Exchange Network

Stack Exchange network consists of 174 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Visit Stack Exchange

Questions tagged [length-matching]

The tag has no usage guidance.

1
vote
2answers
95 views

PCB - matching length - relevant in that case?

I am trying to design PCB with 85 MHz signal traces between IC and connector (the FPGA board will be connected to this connector). This connection contains 28 data signals and one clock signal. I ...
1
vote
1answer
76 views

DDR Trace Length Inside Package from Simulation Model

The DDR4 in question is a Micron MT40A512M16JY. From the vendor site, you can get the datasheets, specs, sim models. I assume from the sim models you should be able to see the trace length of each ...
0
votes
3answers
752 views

differential pair impedance and length matching

I'm designing a high speed circuit (MIPI-DSI) so I have to carefully layout the tracks. Correct track impedance is the first point usually made in various online sources I've found on the subject, so ...
1
vote
1answer
92 views

Which is better, less crosstalk or less skew?

I'm designing a board that has a LVDS 2.5V interface with 30 lanes clocked at 600MHz and DDR. This is going from one chip to another chip which could be placed right next to it, there are no other ...
0
votes
2answers
57 views

Preferable pattern for differential length matching

When the positive and negative tracks of a differential signal are not equal in length, we add some bumpy patterns in the shorter track to make them equal. On the other hand, we usually have a rule ...
1
vote
1answer
192 views

Side of length matching within a differential signal

When we are matching the length of positive and negative tracks of a differential signal in a PCB, is the position of matching important? Does it matter we match the length immediately after the ...
0
votes
0answers
47 views

PCB impedance matching with 1.8V HSTL and 1.8V LVCMOS data latched at 200MHz clock

6 layer PCB is designed with layer stack details for 50 ohm impedance match that mentions single ended track width for 9.18 mil. On this PCB, track lengthening and buffers are also implemented before ...
1
vote
0answers
86 views

How far away can DDR3 memory be placed from the SoC?

I thought of an idea where i have a pcb with a soc on it, and a seperate one with the DDR3 memory that can snap into each other. This way i can replace or debug specefic parts of the system and have e....
0
votes
1answer
131 views

Quad-SPI (QSPI) net length mismatch

I am trying to make a good layout for the LAN9252 mac and STM32F7 controller, running at 80 MHz and I had to route data tracks with different lengths. The question is should I use nets lengths ...
3
votes
1answer
93 views

DDR(2-4) Training and Length Matching

Today I learned about the concept of memory training for DDR2, 3, and 4 (I'm not sure if DDR1 has it). The purpose of memory training is to correct for skew in data, address, and command bits being ...
0
votes
1answer
665 views

LVDS: length matching within a pair and between pairs

I'm interested in the LVDS communication between a Zynq (Xilinx, xc7z020-1C) and a camera (ON semiconductor Python 1300 NOIP1SE1300A−QDI). I have read some articles about USB2.0 where the maximum ...
1
vote
2answers
3k views

Why is length matching important for high-speed signals?

Broadly speaking, I understand that PCB trace length matching is important from signal timing and signal integrity point of view, but I want to know some more specifics about these two parameters and ...
3
votes
3answers
443 views

Does crystal leads have to be same length?

I have always managed to keep the length of crystal resonator leads at the similar length. In the application I am working atm however, I noticed it would be suitable to place the crystal in a way, ...
0
votes
0answers
115 views

Cable diameter for powering 5V/500mA device

I've bought some Aeotec Multisensor 6 devices, and would like to power these centrally. While it is not mentioned how much the devices consume exactly in the user guide (extract below), various ...
3
votes
1answer
622 views

PCB trace length matching for High Speed signals with known frequencies

I am designing a PCB with High speed video interfaces and I would like to know the way to calculate the maximum tolerance that I can count on while I am length matching all the traces. When I routed ...
1
vote
1answer
636 views

Is it good practice to length match all traces of DDR3, or are only data traces important? [duplicate]

I am researching single board computers with the hope of designing on at the end of this, I am at the stage of DDR3, but can't find any good info on routing ddr3, regarding what traces need to be ...
12
votes
1answer
1k views

Would it be considered good practice to match the lengths of UART's Tx/Rx traces?

I am assuming the answer would be yes since Tx/Rx pins are used to send data back and forth, or is it of such a low frequency that such thing is not required?
0
votes
1answer
145 views

DAC/ADC lines length matching

I am using DAC3484(dac) and xc7k160t-1ffg676(fpga) in my design. DAC is interfaced to FPGA. DAC data rate is 153.6MHZ. DAC data lines should be length matched within some tolerance. How to decide that ...
5
votes
3answers
4k views

Meandering traces necessary for 24-Bit parallel RGB LCD interface?

I am working on a project that interfaces an Atmel SAMA5D3 MCU with a LCD TFT display. The interface between both is 24-Bit parallel RGB with HSYNC and VSYNC signals. The resolution of the display is ...
2
votes
3answers
584 views

High-speed clock line crossing under data lines

I'm interfacing an SDI video de-serializer with an HDMI transmitter. The de-serializer splits the video signal into 20 parallel lines and one clock line. Because the digital video data is high speed (...
3
votes
1answer
615 views

PCB data trace lengths tolerable difference for high frequency

I have to interface a camera to a controller using the DCMI protocol for my project. I have around 17 (data+control) lines which are used with the camera. The frequency of operation is about 10 MHz. ...
5
votes
2answers
184 views

How much difference in net length is ok?

Sorry, but I couldn't find a better title. Consider the following: I have an address/data bus interface. Intended frequency of the D/A bus would be around 10-50MHz. According to the datasheet of the ...