Stack Exchange Network

Stack Exchange network consists of 175 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Visit Stack Exchange

Questions tagged [libero]

Libero is the software for the design of Actel (Microsemi) FPGAs.

3
votes
1answer
107 views

What is the proper methodology to create portable FPGA designs?

FPGA designs may contain RTL along with IP blocks. These IP blocks most likely shall be from the vendor of the FPGA. Examples of such IP blocks are instantiating dual clock FIFOs, floating point and ...
0
votes
0answers
97 views

VHDL-2008 generic packages for post-fit simulation in QuestaSim

I created a testbench for a VHDL design including integrated circuit models to check interface timing requirements. Within each model, I instantiate a generic package (genpkg) to print detected errors ...
0
votes
1answer
32 views

Force LiberoSOC to particular FCCC?

In the IGLOO2 FPGA, I know there are several FCCC available for use. As best I can tell, which one is used is picked at synthesis. Is it possible to force the LiberoSOC tools to use a particular FCCC ...
2
votes
3answers
419 views

0 definitions of operator “*” match here for signed type (numeric_std, VHDL)

I'm writing a package to add supporting functions and types for creating an FIR filter. In the mult function, I'm trying to multiply two signed types, which should ...
0
votes
1answer
493 views

Gate-level design with a Smartfusion2

I am working with a SmartFusion2 FPGA, and I am trying to implement a fine delay line. For that, I would like to control exactly the content of some LUTs, to get cells with no logic properties but ...
0
votes
1answer
1k views

TCL command in Libero SOC [Microsemi] to generate the IP cores

Does anybody knows the TCL command to generate the IP cores in a design for the Libero Soc tool of Microsemi (v11.4 SP1)? So the IP core (e.g. a FIFO) is configured and in the design. However, the ...
3
votes
2answers
6k views

What are the various files types in Actel (Microsemi) Libero?

While researching What files/directories are needed to recreate a Actel/Microsemi Igloo2 project?, I found about various files types. But not all are defined in the Libero SoC or Design Constraints, ...