Skip to main content

Questions tagged [metastability]

Questions about the behaviour of FlipFlops when the normal input setup or hold requrements are not respected, usually when launch and capture clocks are not synchronous.

Filter by
Sorted by
Tagged with
2 votes
1 answer
143 views

Metastability concern in bang-bang phase detector

Background The following is take from page 413 from Razavi's CMOS PLL book. This section (13.4.1) discusses bang-bang phase detector. As highlighted in the picture above, it mentions that Dout might ...
bruin's user avatar
  • 445
1 vote
1 answer
66 views

Is there metastability concern in the design of "slicer" part of serdes receiver circuit?

It seems that metastability is an important aspect of concerns when designing sequential circuits. This related to the fact that the signal must wade through the "forbidden zone" when it ...
bruin's user avatar
  • 445
3 votes
6 answers
726 views

Synchronization of handshake channel with different clock domains

My course on design of digital systems uses the book "Introduction to Asynchronous Circuit Design" by Jens Sparsø. On page 156 he talks about synchronizing a handshake protocol between a ...
Carl's user avatar
  • 4,003
1 vote
5 answers
138 views

Why would an intermediate voltage level cause a metastability in a SR-latch

Transistors and logic gates are actually analog in nature they aren't digital they don't turn on or off at certain voltages. Image source: All About Circuits - Voltage Tolerance of CMOS Gate Inputs ...
John greg's user avatar
  • 191
6 votes
2 answers
489 views

Understanding metastability in Technion Paper

I am trying to understand metastability as introduced in the Technion IEEE paper (link). But I am struggling a little with some of the concepts, and wanted to ask about that. This is the flip-flop ...
Mohammed Arshaan's user avatar
0 votes
2 answers
164 views

Shared FIFO control module between UART, PS/2 protocol, UART is ok, PS/2 has issue locking on to packets during read

I have brought over a design from a previously provided source in my FPGA. This is the FIFO controller for my system that gets instantiated in both UART sub system, as well as PS/2 sub system. The ...
Vahe's user avatar
  • 171
3 votes
0 answers
94 views

D-type LATCH output when minimum clock/enable pulse width is violated and input/output are the same [closed]

Can the output of a D-type latch go metastable when: There is a minimum CLK/ENable pulse width violation The input and the output of the latch have the same value?
Viktorinox's user avatar
4 votes
2 answers
685 views

Why don't 2 flip-flop synchronizers have a reset?

This is similar to this question, asking if a reset is needed in a 2 flip-flop synchronizer. The answer to that question was: "no, not necessarily". So, my question is: Why do almost all of ...
Harry's user avatar
  • 280
2 votes
2 answers
448 views

Why is a reset with asynchronous assert safe?

As far as I understand, a reset with asynchronous assert, synchronous de-assert is considered absolutely safe. I understand that this prevents metastability at the output of a flip-flop using that ...
Harry's user avatar
  • 280
0 votes
2 answers
90 views

How to handle metastable input using a microcontroller? [closed]

I have a metastability problem and I want to know how to best handle it using the C language. The problem I have two GPIOs that define the state of my system. Because of the conditioning circuit, they ...
gbt's user avatar
  • 703
1 vote
1 answer
187 views

Frequency-to-Voltage Converter: Unexpected Stability Regions

I am using an AD652 as a synchronous frequency-to-voltage converter in the layout shown below. I conducted a series of measurements of the output voltage (Vout) across a wide range of input ...
Dani's user avatar
  • 11
1 vote
3 answers
279 views

FPGA Simulation Metastability

I have a quick question related to metastability during transfer of data across two clock signals. For a homework assignment, I designed a VHDL module to transfer data across two clock signals. To ...
AyyBotto's user avatar
1 vote
1 answer
394 views

FPGA SPI slave doesn't work if driving it with the fast FPGA clock instead of with the SPI master clock (oversampling)

I have an slave SPI device implemented within an FPGA (Basys 3). I have had problems to route the SPI clock signal provided by a master to my slave device through one of the board PMOD pins (see this ...
Martel's user avatar
  • 1,239
2 votes
1 answer
2k views

How to calculate the number of required flip-flop stages needed for clock-domain crossing?

In a given scenario where I have two clock domains driven by a 200MHz and a 30 MHz external independent clocks, what would be the best way to calculate the number of flip-flop stages needed for proper ...
nanoeng's user avatar
  • 181
0 votes
3 answers
320 views

What is the difference between "2 synchronize" and "metastability"?

As far as I know, 2 synchronize used to be used in in asynchronous FIFO for preventing metastability in multi clock domain. as the below, cross clock domain databus But I came across about ...
Carter's user avatar
  • 607
0 votes
2 answers
1k views

Metastability in 3 or 2 flop synchronizer if input is valid for at least 2 clocks

In this image: Figure 1: metastability in 2 or 3 flop synchronizer If the metastability of first flop doesn't get resolved in 4th clock, is it possible that it may get resolved to '0' in 5th clock? ...
Anurag's user avatar
  • 1
1 vote
1 answer
205 views

Problem of metastability: simulation of dual port ram

i simulate Dual Port Ram Register in VHDL and have some doubts about the metastability problem. Dual Port Ram has 2 clock signal, one for Port A , the second for Port B. In my simulation I create two ...
LeeLeeYa's user avatar
4 votes
1 answer
436 views

How do I model a simple metastable flip-flop in ngspice?

Problem I'm trying to simulate the simplest possible model for a flip-flop: two inverters connected in a circle. I'm using ngspice 31 on Arch Linux. I based my model on the CMOS SOI Inverter example (...
tg85's user avatar
  • 63
2 votes
1 answer
114 views

4-bit synchronous counter IC: Do I need to pre-synchronize the count enables? (Metastability?)

Using a 74LVC163 synchronous 4-bit binary counter and would like to predicate the counting on an asynchronous signal. If I apply this signal directly to one of the enables (e.g. CEP), am I assured ...
Aaron's user avatar
  • 25
1 vote
1 answer
2k views

Why double synchronizer alone is not enough for multi byte transfer between two clock domains?

When one bit information is transferred between two different clock domains, we use 2 Flip-flops or double synchronizers. But when we transfer multi bit signals across two different clock domains, why ...
john456's user avatar
  • 13
1 vote
1 answer
2k views

How is asynchronous reset physically implemented in a flip-flop?

In Cliff Cumming's excellent paper on asynchronous vs synchronous resets, the following paragraph about the risk of metastability appears on page 19: Attention must be paid to the release of the ...
cr1901's user avatar
  • 494
2 votes
3 answers
239 views

Clock domain cross and metastablilty problem

I understand the problem of metastability and understand that we can't get a stable value in a bounded time so we need unbonded time but it is not practical, so we put another flip flop with no ...
Aren dg's user avatar
  • 99
2 votes
2 answers
491 views

VHDL: Metastability check for hold time fails

I'm trying to model an SN74HC573 D-type latch in VHDL to get back into it. Here's what I got so far: ...
koalag's user avatar
  • 264
0 votes
2 answers
605 views

Temperature and Voltage variation affects on Metastability

Are there any effects of temperature and voltage variations on Metastability of the flip-flop? If Yes, What are the effects?
pavan sp's user avatar
16 votes
7 answers
7k views

Why do cascading D-Flip Flops prevent metastability?

I understand what metastability is but don't understand how linking together flip flops reduces this? If the output of the first flipflop is metastable, this gets used as input for the second one. ...
Wouter A's user avatar
  • 163
2 votes
2 answers
591 views

Crossing independent domain clocks (slow to fast)

I have 2 time domain clocks (completely independent) and a bit stream (single bit) The first clocks is at 12.29 MHz . I want to asynchronously reclock it to a second time domain. Meta stability is ...
Johan B.'s user avatar
  • 359
3 votes
1 answer
208 views

Metastability Deserialization and clock crossing domain

I have a question on metastability and clock crossing domain. I need to deserialize a bitstream out of an ADC. TXCLK, TXOUT1, INCLK are the outputs of the ADC. So the idea was to register the DATA ...
the dude's user avatar
  • 119
8 votes
2 answers
2k views

Why do we need to synchronise asynchronous inputs in FSM?

I have been newly learning digital electronics. I know that there are gates which perform logic functions, I learned about RS-Latch, D-Latch and Master-Slave-D-Flip-Flop. Now that I can perform logic ...
Eren's user avatar
  • 105
1 vote
3 answers
3k views

How would a ring oscillator with even number of inverters behave?

Intuitively, I understand that with an even number of stages, the output of the last would be the same logic level as the input of the first, so that the output eventually latches to a certain logic ...
user124713's user avatar
0 votes
0 answers
258 views

What is the best design practice to view multiple clocks that are generated from a single PLL within an FPGA?

Assume we have two clocks of 100 mhz and 200 mhz both generated from a PLL within an FPGA. If they are seen as two independent clock domains, then everything should work fine in the design, but there ...
dopamine's user avatar
1 vote
1 answer
2k views

Violating the minimum clock pulse width of a D-type flip flop

Any D-type flip flop has a specification for a minimum clock pulse width. For example, the 74LVC374 has a typical time of 1.5ns for Vcc=3V. But what can happen to the flip flop if a shorter pulse is ...
Vadim's user avatar
  • 79
2 votes
2 answers
1k views

Metastability simulation

I am trying to observe the metastability by simulating (LTSpice) a chain of inverters and probe the signals in between. The oscillation never happens (I put more than 5 inverters to ensure enough ...
Dr. Ehsan Ali's user avatar
0 votes
1 answer
5k views

Why non repeated poles at imaginary axis makes LTI system marginally stable?

I understand that stability for an LTI system is defined with respect to Bounded input bounded output condition. However I'm not clear on why non repeated poles on the imaginary axis makes the system ...
Fawaz's user avatar
  • 354
7 votes
3 answers
2k views

After metastability, does the value eventually settle to the correct value?

I'm confused about metastability. I know that metastability is the condition wherein the output of a flip flop becomes unpredictable (either high or low) for some "duration of time"... Okay, from this ...
ReubenMijares's user avatar
12 votes
2 answers
20k views

How does 2-ff synchronizer ensure proper synchonization?

Using 2-ff synchronizers has been a standard for a signal to cross clock boundaries. And there are lots of paper/figures illustrating the mechanism, such as this one: It seems bclk can only sample ...
fiedel's user avatar
  • 193
6 votes
2 answers
1k views

Metastability error propagation with flip flop

I do have a confusion regarding the metastability resolution using flip flops , I know that I should add synchronizer of two or three d-flip flop to guarantee a safe transmission at clock domain ...
Hachani Ahmed's user avatar
0 votes
1 answer
770 views

What will the output of filp-flop if its input is metastable?

I was reading sunburst paper on Clock Domain Crossing and got stuck with this doubt. Here in the 3rd flip flop, input is metastable state but at the rising edge of the clock output was set to high. ...
tollin jose's user avatar
  • 3,162
3 votes
1 answer
915 views

Output of a D flipflop upon power up?

I guess the output state of a D-flipflop is unknown upon power up. But what are the chances that it is neither 0 nor 1 but an intermediate state such as VDD/2? The D-flipflop in this question has an ...
Niranjan Kulkarni's user avatar
1 vote
1 answer
98 views

Do any flip-flops use separate clock levels for "sample" and "propagate" events

Many kinds of sequential logic require that the output of one register be fed into the input of another register which is strobed by the same clock. In such logic, it's necessary to ensure that a ...
supercat's user avatar
  • 46.8k
3 votes
1 answer
512 views

Do Schmitt-trigger specs give requirements to avoid metastability?

Although Schmitt triggers are not usually regarded as latches with setup/hold constraints, a Schmitt trigger is functionally a sort of latch which is forced one way when the input is above a certain ...
supercat's user avatar
  • 46.8k