Questions tagged [nand]

Use this tag when referring to any circuit that uses NAND gate / NAND logic, or for asking questions relating to NAND gates.

Filter by
Sorted by
Tagged with
0 votes
0 answers
59 views

Convert boolean expression to nand gate only. X = A'B'C+AB'C'+A'B'

I have already made a diagram. However, it won't match the truth table that I have made, which I got from the logic converter in multisim. Could you please help me out with where did I go wrong? Is it ...
user avatar
  • 11
0 votes
2 answers
117 views

How to invert a NAND gate IC and have it work like an AND gate IC?

I have created this circuit design using tinkercad. I thought I had two 74HC08 IC:s. Turns out I only have one. Can I replace the second 74HC08 with an inverted 74HC00 and if so how do I do this? If ...
user avatar
  • 3
1 vote
2 answers
123 views

How do I make a NAND SR-latch with transistors

I'm trying to make a NAND SR-latch using only transistors, by combining a schematic for a NAND gate and a schematic for an SR-latch. The resulting circuit looks like this: (One thing not shown is ...
user avatar
1 vote
0 answers
45 views

NAND read returns 0 blocks

I need to perform a firmware extraction, so I extrcted the NAND TSOP48 chip from the board. Chip part no: S34MS01G200TFI00 Link to chip: link to chip I then mounted it on a NAND reader Link to NAND ...
user avatar
4 votes
1 answer
127 views

Line follower robot using only NAND gates

I'm stuck on this and would appreciate some pointers. So for class I have to figure out the logic for a line follower robot using at maximum 8 NAND gates (two 74HC00 Quad NAND ICs). The robot has ...
user avatar
  • 43
0 votes
2 answers
61 views

Trying to drive the clock pulse of a counter by a NAND gate output but the counter misbehaves

I have connected the output (2Y) of the NAND gate to the clock pulse (CP0) input of the counter, but as soon as I send an input to the NAND gate the counter misbehaves; it does not count in sequence ...
user avatar
0 votes
0 answers
32 views

CMOS logic gates | Number of Logic Gates issue

I came across this question for CMOS logic gates: Question - "Draw the schematic diagrams for CMOS logic-based implementations of f = a(b + c) + bc. Use minimum number of gates. Assume that all ...
user avatar
  • 1
0 votes
1 answer
42 views

What's the difference between normal read and fast read on the W25N01GVxxIG?

I noticed that there were two separate instructions to read data from the data buffer of the W25N01GVxxIG flash chip. There is Read Data(0x13) and Fast Read(0x0B), but their descriptions seem to be ...
user avatar
1 vote
0 answers
70 views

NAND circuit from boolean expression

What is the best way to convert following boolean expression to circuit based only on NOT, NAND gates? I already done OR, AND circuit. But what is the method to receive that?
user avatar
0 votes
0 answers
129 views

Fan-Out Calculation on LTSpice

I need to find the fan-out of the circuit below. This is a Schmitt Trigger TTL NAND Gate. How can I exactly find the fan-out of the given circuit using LTSpice or calculate it theoretically?
user avatar
  • 3
2 votes
3 answers
94 views

Intuition for building OR gate from NAND gates

The problem was to build an OR gate from NAND gates. I managed to do this in a kind of brute-force way just trying different variations, and finally got it but am feeling unsatisfied since I don't ...
user avatar
  • 121
1 vote
0 answers
72 views

Memory Mapping Table

I am a begginer in the field of microcomputers and their architecture and recently I got an assignment with the following instructions: With the use of the mapping table find out which adresses in ...
user avatar
0 votes
0 answers
43 views

Is there some way to differentiate between NAND and other flash types on a PCB?

Modern devices (smartphone, notebooks) often use some kind of flash for data storage. Depending on the vendor this can be emmc, ufs, nvme and maybe even plain old NAND. The problem is you can't really ...
user avatar
  • 1
2 votes
1 answer
81 views

What does the "source-like" symbol mean in the first NMOS of the CMOS NAND gate?

I would assume that it means the source is not left floating if Q4 is off (boot-strapping ?).
user avatar
  • 553
5 votes
5 answers
1k views

Boolean Logic - Realization with using only 4 NAND gates

I am currently preparing the next semester of my program at university and I am stuck at a question of the "Digital Circuits" class. Here is the task: [...] pump P1 runs when the fill-level ...
user avatar
  • 53
0 votes
2 answers
138 views

Is a NAND flash chip better for power saving purposes as a micro SD card?

I know, they are technically the same, but from what I read, NAND flash chips can be controlled better like putting it into standby and waking it up in the matter of a few nanoseconds, which could be ...
user avatar
0 votes
2 answers
86 views

Generating random bits using two oscillators and a D Flip-Flop

I'm an electronic musician and computer science student I have been tinkering a lot lately with Arduino and analog ways of sound synthesis. Mainly I've been using 4093 ICs (NAND gates) to make ...
user avatar
-4 votes
2 answers
67 views

SR Flip Flop Latches

Which gate, NAND or NOR is a better choice for making SR Flip Flop latch? Please, provide the reason too.
user avatar
0 votes
0 answers
38 views

Method to realize any function with 2 input NAND/NOR gate

I'm preparing for a competitive exam where often these type of questions are asked Find the minimum number of 2 input NAND gates required to implement the function F(A, B, C, D) = AB + ACD + BC’ ...
user avatar
0 votes
1 answer
264 views

How to find NAND logic with the help of full adder?

Obtain a NAND logic diagram of a single full-adder from the Boolean functions: C= xy+xz+yz S= C’(x+y+z)+xyz I didn't understand the question. What do I have to do here? Do I have to simplify the ...
user avatar
  • 1
0 votes
0 answers
63 views

How can I make this symmetric non-overlapping clock using digital Logic components?

How can I make a (dead-time) non overlapping symmetric clock like this with digital components such as inverters and NAND gates with 7 separate phases? The first photo is doctored to show what I want ...
user avatar
  • 479
1 vote
2 answers
2k views

Why is the PMOS in NAND gate in Parallel and NMOS Series?

Why is the PMOS in Parallel, and the NMOS is in series?
user avatar
0 votes
1 answer
72 views

What NAND gate chips should I use to create a simple computer

I have been reading the bool 'The Elements of Computing Systems' and I have designed a circuit for the computer that will use 1232 NAND gates, which assuming that there are 4 on a chip, is 308 chips. ...
user avatar
2 votes
2 answers
494 views

Multiple Switch Equation to NAND Only equation

I'm trying to convert a regular Boolean equation that has multiple inputs into a NAND only equation. My guess is that I'm supposed to convert using DeMorgan's law, but I'm not entirely sure how to do ...
user avatar
  • 137
1 vote
3 answers
100 views

Implement \$AB \overline{C}+\overline{BC}\$ using only a maximum of three 3-input NAND gates only

I need help with this question, I am lost.
user avatar
  • 21
0 votes
1 answer
50 views

Does a secure erase on a SSD with lots of free space cost less P/E cycles than an SSD that's almost full?

Doing an ATA Secure Erase on an SSD should reset all of the cells to factory condition, which results in a program/erase cycle on cells at least in blocks that contain data. On self-encrypting drives,...
user avatar
  • 121
1 vote
0 answers
43 views

Realizing an XOR expression using NAND gates [duplicate]

I've been trying really hard to understand the construction of a logical circuit using only NAND while also trying to minimize the number of gates. The minimization of gates is what is really ...
user avatar
  • 23
0 votes
2 answers
126 views

SN74LS26 2-input NAND gate. No output

I purchased SN74LS26N quadruple 2-input NAND Gates chips for my circuit. Before I insert any chip into circuit I test it on separate breadboard. So I did with this chip and I get NO output when my ...
user avatar
0 votes
1 answer
119 views

What happens when you nand the same input?

I am trying to conceptually understand what happens to the output of the second nand gate when input into the 1st nand gate are combinations 00, 01, 10, 11.
user avatar
  • 13
0 votes
2 answers
190 views

Circuit using only NAND gates

I am starting to get beyond frustrated with gates and breadboards now in general because of this simple circuit (which is literally experiment #1 in my digital logic class). Using only NAND gates, ...
user avatar
0 votes
1 answer
37 views

Can I read programmed content inside any sort of non-volatile re-programmable memory device with Microscope, X-ray, etc.?

Non-volatile re-programmable memory like NAND flash, NOR flash, and etc. stores information in forms of electron charges and doesn't change in structural forms that can be inspected with X-ray or ...
user avatar
0 votes
1 answer
131 views

NAND flash pull ups

I am new to electronics, but always wanted to build my own devices and decided to start with simple usb flash drive as a first project. I found some reference designs by cypress and it confused me a ...
user avatar
0 votes
1 answer
113 views

Digital electronics design

Our professor asked us to name the pins of the gates as below based on a chip pinout diagram he provided which includes only NAND and NOR but in the circuit diagram, there's a negative OR gate. Can ...
user avatar
  • 3
0 votes
1 answer
65 views

Wear leveling and supply of voltage

Does anyone know if a NAND flash device (e.g. microSD) has to be continuously supplied with energy for its wear leveling algorithms work as designed? Or, if it doesn't matter if the device is (safely) ...
user avatar
2 votes
0 answers
693 views

File system to use with NAND Flash and 32 bit microcontroller

I am searching for a file system, suitable for NAND flash memory chips. Currently I use a Micron 256MB SPI NAND flash memory where I write and read raw sensors data but without a file system and ...
user avatar
  • 352
0 votes
1 answer
70 views

Can't read an entire page at once (NAND flash)

I am working for quite a while now with a GD5F1GQ4UCYIG from GigaDevice. The goal is to dump the content of the flash. To do so I use a BusPirate. The NAND flash itself is still attached to the board,...
user avatar
1 vote
1 answer
787 views

TTL Logic Gate Resistor Values

I've been teaching myself the basics of circuits for the last few months and have been enjoying going into chip schematics. I'm trying to understand why the resistor values are as they are. For ...
user avatar
0 votes
1 answer
190 views

Converting gates in XOR circuit to NAND gates

I have this XOR circuit: I tried to write it using only NAND gates and this was the furthest I got: According to my book, it should look like this: I did this: $$(x.y')+(x' . y) = ( (x. y')+(x' . y)...
user avatar
1 vote
0 answers
243 views

Is there a need for a third transistor in a NAND gate?

I was attempting to create my "own" NAND-gate S/R latch using NPN transistors (I know there are ICs available for that) From my own knowledge of how transistors work, I came up with this circuit for ...
user avatar
  • 23
0 votes
1 answer
49 views

User controlled storage devices existence

Today's memory devices have a lot of logic embedded before data is actually written onto the NAND pages. An example could be wear levelling algorithm , FTL functionalities etc. The typical life of a ...
user avatar
  • 983
1 vote
1 answer
169 views

Why is there no race around condition in NOR SR latch when S=R=0(initially)?

When the IC gets connected to the Vcc+, both the NOR gates get the input 0 and 0 (low) which yields the output 1. Now since both the outputs are again connected as one of the input to each of the NOR ...
user avatar
0 votes
1 answer
161 views

Output on Pass-transistor NAND gate lower than expected

I have an assignment to design an IC NAND gate, consisting og 2 NMOS-transistors and a designed inverter as seen in figure 1 and 2. But when measuring the output at Vout, we only get about 60% of the ...
user avatar
0 votes
1 answer
314 views

1 TTL IC -> inverter + 2-input NAND + 3-input NAND

I came across this question in my homework: Implement the following gates using only one TTL IC: one inverter, one 2-input NAND and one 3-input NAND. The type of IC they're talking about has 14 pins,...
user avatar
  • 59
0 votes
2 answers
235 views

Can anyone help me to understand what these capacitors do in this design?

I have a circuit design makes a button latch on-off and drive a mosfet. When I energize the circuit Vout that drives thr mosfet is initially low. After pressing the button, the button state changes ...
user avatar
  • 99
0 votes
1 answer
217 views

Using NAND gates to construct OR/AND gates

I have this Boolean equation B'*C'*D' + A*C*D + C*D*E' and I was just wondering how to use nand gates to express this equation. With the schematic the inputs are NAND1 it is B'*C'*D' NAND ...
user avatar
  • 3
0 votes
2 answers
547 views

use minimum number of NAND gates to realize this boolean expression [closed]

How should I proceed to find the minimum number of 2 input NAND gates to realize this boolean expression. I am allowed to use both complemented and non-complemented inputs. $$F = X.Y + Y.Z + \...
user avatar
  • 113
1 vote
1 answer
213 views

CD4011BE (DUAL INPUT NAND GATE) not working

I am using my CD4011BE NAND Gate IC. I connected a 9V battery in the 14th pin. And grounded the 7th pin. Then I provided input in the first 2 pins. I took a 330 ohm resistor from the third pin and ...
user avatar
0 votes
2 answers
474 views

Is there an intuitive reason for why NAND gate is a universal gate?

Now I know the maths and logic to figure out that every boolean function can be expressed using only AND and NOT gates, which in turn can be expressed using only NAND gate and hence every boolean ...
user avatar
0 votes
1 answer
1k views

Problem with NAND gate in proteus

I was doing a simple logic circuit in proteus when i realised that something was going wrong. It looks like the NAND gate provides high voltage to its inputs from nowhere. No errors provided, but if ...
user avatar
1 vote
1 answer
480 views

momentary switch latching circuit

I'm very new at all this and hope you will have patients with me, I'm trying to use this circuit diagram to turn a momentary switch into a latching switch, I though it would be straightforward but ...
user avatar
  • 11