Episode #125 of the Stack Overflow podcast is here. We talk Tilde Club and mechanical keyboards. Listen now

Questions tagged [nand-flash]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
0
votes
0answers
38 views

Issue with SPI read and SPI speed

I want to read out the content of a NAND Flash and I decided to do this via SPI. I have a Bus Pirate to communicate with it. I modified a Python script to read out the content and it works to a ...
0
votes
0answers
33 views

Executing a page read

I am working for a few months on dumping the content of a certain NAND Flash. This is the first time that I am doing this so I needed some time to get a good idea of how this works. The NAND Flash ...
-3
votes
1answer
63 views

Why must a block in NAND SSDs be erased before it can be reprogammed? [closed]

Before programming a NAND based SSD in page-level we have to always erase by block-level which increases write amplification. why is it so and how do we mitigate it? what is the necessity of erasing ...
0
votes
0answers
34 views

NAND Flash memory block - plane issue

I am programming a 2Gb NAND flash memory and I don't understand how the block-plane addressing should be treated. According to the datasheet The flash memory is divided into two planes. Each plane ...
0
votes
3answers
106 views

RAM and Flash structure difference

I am trying to get a better understanding for RAM and Flash and I hope you could help me out with some things. What I know about Flash (or at least I think to know), is that there are different Flash ...
1
vote
0answers
145 views

Why isn't NAND flash memory designed to be able to erase a page?

From the book named NAND Flash Memory Technologies, we can learn (Page 26): The erase operation is performed in block units, as shown in Fig. 2.15. The wordlines of selected blocks are grounded and ...
2
votes
0answers
28 views

What are two typical threshold voltages for a flash FET?

I have a simple question for you all: what is a realistic approximation of a pair of threshold voltages for a flash transistor? I am working with NAND flash, 45nm, with VDD = 0.8V. I can find lots of ...
0
votes
0answers
43 views

why in the design of the flash memory the controller must erase before writing?

I understand well that for commercial reasons and for making the flash memory faster in writing, the flash memory is written page by page. But why we must erase all over the block before writing to ...
1
vote
1answer
71 views

Offline (unpowered) storage time limit for NAND based drives? [closed]

What's the storage time limit for NAND based drives? Like Samsung EVO 850 or something similar? Also, since USB storage drives use NAND flash... what's the storage limit on them as well? When I ask ...
1
vote
0answers
72 views

Which pins are required when reading and writing NAND flash?

I plan on reading and probably writing NAND flash on some embedded devices or USB flash drives. I did not come across many examples for in circuit reading though I'd give that a try at first if ...
0
votes
0answers
40 views

NAND flash and chip-off technique

I want to try the chip-off technique to try to read off a NAND chip I have in my broken phone(the data is not valuable so it will be fine if I fail, I do this mostly as a training exercise). I read on ...
1
vote
2answers
209 views

Can I lower flash power consumption by pre-flashing all values to high?

I am designing an embedded system that will use either embedded flash memory or an SD card. The system must survive without much power and the estimated 30mA draw of an SD card sounds too high for me. ...
1
vote
0answers
85 views

invalid read data from nand flash

I want to use a nand flash ic with part number of K9F1G08U0C and connect it to a stm32f429igt6 microcontroller. Although I can read the ID of this nand successfully but the written data and read back,...
1
vote
1answer
51 views

NAND flash memory Organization issue

Organization Page size ×8: 18,592 bytes (16,384 + 2208 bytes) Block size: 1536 pages, (24,576K + 3312K bytes) Plane size: 4 planes × 548 blocks per plane Device size: 384Gb: 2192 blocks; ...
0
votes
1answer
35 views

Are there ways/technologies to use High negative voltages in flash memories?

I am using an FGMOSFET with tunneling gate and control gate as an analog memory for simulation in SPICE. I use -25V to inject electrons into the floating gate and 25V to remove electrons. Everything ...
0
votes
0answers
104 views

Writing data to external Flash Memory chip

I develop a microcontroller project that requires writing big chunks of data in a Micron 4Gb SPI NAND Flash memory and I am a little confused regarding manipulation of the Flash memory blocks. ...
1
vote
2answers
335 views

How to secure an EMMC

My department of the company I am working at is in charge of developing a circuit for production, and security in the embedded system is a crucial requirement. The current prototype of our embedded ...
1
vote
1answer
145 views

Possible to replace worn out NAND chips in solid state drives?

I understand that SSD endurance is typically much greater than advertised and disregarding any form of data recovery, is it possible to replace NAND chips in solid state drives (with the exact same ...
0
votes
0answers
56 views

Writing unused areas of a page on a NAND flash

I'm working on a project based on the ESP32 that uses a NAND chip from the GD5F1 family (link to the datasheet). Sorry for the long question, but it's a bit convoluted, and it's driving me nuts for ...
1
vote
1answer
499 views

Why is NAND flash slower than NOR when it comes to reading?

I have read on several places that NOR flash have lower latency when it comes to reading compared to NAND version but I don't understand is this architectural consequence or due to, often different, ...
0
votes
1answer
90 views

NAND technology - ecc error

Nand technology has some issues, which I find it a bit difficult to understand. It is said in nand devices that manufacture guaranty that a page will have no more than X (4/8/16,etc according to nand ...
1
vote
1answer
149 views

Memory dump size does not match size of MTD partition

Device with Linux embedded system on NAND flash memory. I did memory dump of some MTD devices partitions use serial console, from U-boot bootloader use available commands. First I read MTD partition ...
18
votes
2answers
3k views

Why are NOR flashes still used when NAND flashes have a bigger size?

I've seen a few systems that uses a NOR flash to boot from, and a NAND for a bigger filesystem. I've also seen a system with only NAND gets corrupted after files being written to and verified correct. ...
0
votes
1answer
564 views

What data is stored in an eeprom that’s not in the flash memory? [closed]

I’m wondering generally what information is stored in an eeprom that’s different than what’s in the flash drive that contains firmware? Mostly in mobile devices. Does the eeprom contain user settings ...
0
votes
1answer
1k views

How does NAND reading work?

Hi Now I'm trying to understand how does the NAND Flash reading work. AS I know, when the NAND FLASH reading work, the gate voltage go to 5v. then electrons flow depend on holes. then we can read ...
1
vote
1answer
158 views

On NAND or NOR flash, is program time completely independent of byte values?

I know that the erase value of NAND and NOR cells is all 1s, and the process of programming involves clearing bits. Is the program time of some x length data always the same, regardless of the number ...
1
vote
2answers
59 views

Which MSC Sub Class is the best for USB 3.0?

I have been looking at implementing the Media Storage Class on a FX3 from Cypress. There is already a pre-written firmware example using MSC BOT (Bulk Only Transport) and SCSI commands and I was ...
0
votes
0answers
193 views

Extremely high temperature on SSD

I've got an SM941 SSD and it became dead after shutdown while writing data. I decided to use up the nand flashes on it to DIY a new SSD. Then I get an controller board(SM2246EN) with NGFF size, SATA ...
-1
votes
1answer
177 views

Is there any kind of backup for the data that is deleted during NAND flash block erase? [closed]

In NAND Flash, the whole block is erased.How is the data in that block that is not intended to be erased, gets recovered after it is erased? Is there some kind of Flash Memory Management Unit that ...
0
votes
1answer
76 views

SST 39VF1602 - NOR or NAND?

I have this flash chip, and I cannot figure out if it is a NOR or a NAND flash chip. Here is the datasheet. From the capacity of the chip (2M), I am assuming that it is a NOR chip, but I am not ...
1
vote
1answer
2k views

What type of FLASH (NAND or NOR) is used on microcontoller? [closed]

I am doing a study on file systems for mcirocontollers (MCU), using internal flash only. I find my self asking this questions: What type of FLASH memory is used most commonly in MCU ? NAND or NOR? ...
-1
votes
1answer
739 views

Interfacing NAND flash to a microcontroller [closed]

I have a MP3 player with Samsung's nand flash chip (2GB), I want to connect that chip to microcontroller and read, write or list files and directories as we do with arduino SD Card Library. Your help ...
2
votes
2answers
513 views

How does triple level cell FLASH memory achieve 3 bits per cell?

Originally each cell of FLASH memory held either a high or low level or state, and reflected one bit of information; 0 or 1. Mutli-level FLASH was then developed, with often four levels of voltage ...
2
votes
1answer
918 views

NAND Flash vs NAND EEPROM

I'm not clear how (if) NAND EEPROM (made by Toshiba) is different compared to regular NAND Flash memories (except is cheaper). We want to use with SAM9G device that is support NAND devices such as ...
0
votes
1answer
93 views

May a warm reset by pulling down the reset pin of the SoC cause the file system corrupts?

In my embedded Linux system, I made a hardware switch to pull down the reset pin of the SoC(TI DM365). When the system is running, I can push the button to reboot the system. I want to know whether ...
1
vote
2answers
2k views

eMMC vc MMC storage

I came across this new technology for storage and I am still a bit confused. What are the basic differences between MMC and eMMC storage? If a microcontroller is marketed as supporting SD/MMC, can I ...
0
votes
3answers
448 views

Why NAND FLASH is slower than flip-flops?

I find that both NAND FLASH and flip-flops are made up of NAND gates. The only difference between them is NAND FLASH uses floating gate transistors to store charge. Your Flash drive is ...
0
votes
1answer
640 views

STM32F4 Mass Storage Device

I'm trying to build a msd with stm32f4 which will be connected to a pc with USB. I need to visualize it as "USB drive" formatted in FAT. Initially I was planning to use a nand flash but I can't use it ...
5
votes
1answer
2k views

Why can't NAND flash memory be a random access memory?

When I read any documents regarding NAND and NOR flashes. They say that NAND is sequential memory whereas NOR is random. I dont understand what stops NAND memory from being random too as the only ...
3
votes
1answer
3k views

Why is NOR memory considered XIP, and NAND memory is not?

I've been reading up on NOR and NAND memories in search of an answer as to why exactly is NOR a XIP (eXecute In Place), and NAND is not. While both of the links were extremely informative and well-...
0
votes
1answer
48 views

What exactly is meant by 'CompactFlash' in the context of flash memory?

I've been doing some inquiry about flash memory and I do know how flash memory works and I do know about the different layouts (nand/nor) and how the reading and writing processes function. My ...
2
votes
1answer
633 views

“Stacked” NAND flash memory; 2 chips on a single circuit?

Sorry if this is a stupid question, I'm a newbie just getting into the actual hardware side of things. Obviously I'm starting small, just a simple re-balling of a BGA chip to build my own Single ...
3
votes
1answer
5k views

eMMC interface : Parallel vs SDIO

I want to use an eMMC card for my application. After searching on different websites,I was not able to find any parallel interface supported eMMC chip. Is parallel interface available for eMMC chip? ...
3
votes
1answer
533 views

Is it possible to read erased flash memory?

In hard disks, a "quick format" does nothing to the actual data on the disk - just clears the FAT (file allocation table), which then appears as a "blank disk" to the user. Therefore, it is fairly ...
-5
votes
1answer
577 views

USB Memory Stick From Scratch [closed]

How can i make USB memory stick from scratch? As far as i know i need NAND flash memory chip and NAND controller chip. Which two should i use, can u recommend something and which firmware should use?...
8
votes
1answer
969 views

Flash memory data retention time

I'd like to buy one of those after market Android car head/infotainment units. But I don't think there's a way to reinstall the system software if it gets corrupted, so I'm concerned about how long ...
0
votes
1answer
176 views

Looking into NAND Flash memory

I'm looking into NAND Flash memory to use with my AVR MCU (Atmel Tiny85). I am particularly looking at the 8Gb Spansion S34ML08G101TFI200. I would like to sequentially read the entire contents of the ...
1
vote
1answer
551 views

Size of Samsung NAND Flash K9xxG08xxM

I am writing device driver for Samsung NAND flash K9xxG08xxM. I am not aware of exact part number as its staked board. But Device ID of flash is EC D5 51 A6 68 ...
1
vote
1answer
421 views

Internal memory organization of Samsung NAND flash K9WAG08U1D

I am using samsung K9WAG08U1D NAND flash memory for storing logged data. Datasheet of K9WAG08U1D is shared for part numbers K9F4G08U0D K9K8G08U1D K9K8G08U0D I am trying to find difference between ...
1
vote
2answers
3k views

How is NAND Flash memory array organized?

Could you please explain how memory array organization calculated? Here I have attached snapshot of 2Gb NAND flash memory array organization. I can't understand the calculation of 1 Plane (marked in ...