Questions tagged [optimization]
The optimization tag has no usage guidance.
109
questions
0
votes
1
answer
48
views
Laser diode control without PD
I'm currently looking for a new light source for a system. The laser diode seems to be an excellent candidate. However, for the specific wavelength I need (488 nm), diodes with an integrated ...
- 21
0
votes
1
answer
62
views
Access individual bits of a variable
I'm making a code on a PIC16F628A running at 4 MHz that receives the serial bitstream of a 433 MHz remote. The catch here is that I'm forced to do some rather questionable stuff because the pin ...
- 159
1
vote
0
answers
53
views
Entire Complex Function for dynamical systems
I am working on my master Thesis and I was going through the 1966 Thesis by K. P. Sriram.
Here, the author computes the switching curves for minimum time control of some "famous" systems ...
- 11
1
vote
1
answer
39
views
How to compare these parameters through a cost function?
I am comparing three filter designs based on different criteria. Basically my question is about what is like the best way to compute like a number, or figure of merit to evaluate this criteria.
...
- 1,403
0
votes
1
answer
114
views
Performance metrics for a VHDL/Verilog RTL design
Correctness and performance is everything in programming. Verifying it for software is relatively easy because you can "just" run the program and see if it crashes and/or is very slow. ...
- 247
-4
votes
3
answers
259
views
Can a digital designer beat synthesis tools? [closed]
Here are two equivalent ways of writing an 8-bit parity generator in VHDL 2008:
...
- 247
-4
votes
1
answer
92
views
How to find minimum number of NAND gates for a given Boolean Expression by Using Genetic Alogorith(How to write a Code ) [closed]
I have been trying to write a code using gentic algorithm to find minimum number of NAND gates,but i have no idea of how to take a chromosome or case to find nand gates,and how to find fitness value ...
- 1
0
votes
2
answers
183
views
Using transistors to boost MOSFET gate voltage alternatives [closed]
I'm working with a micro controller based on CMOS logic. So I want to drive a load that is connected to the P-MOSFET low side.
To make sure that the gate is fully saturated, I want to boost the 5 V to ...
- 39
1
vote
2
answers
47
views
Time optimum controller
I have a question regarding time optimization that I would be very grateful if you could guide me on it. The question is moving a car/mass with nonlinear forces acting on it from point A to point B ...
- 11
0
votes
1
answer
107
views
Optimal LED circuit design [closed]
I have a personal project. I must create a circuit with 20 LED (20 mA, 2.0 V) on a battery car supply (12 V). So my question is, which mode is optimal? I designed two schematics:
4x LEDs in series ...
- 65
1
vote
1
answer
286
views
Lower idle current - battery powered ESP32 circuit
I am building a Li-ion powered circuit to power a remote night light.
The mA values were measured with a cheap multimeter, I guess at least the deep sleep current of the ESP32 is actually lower.
The ...
- 11
0
votes
1
answer
97
views
How to I optimize this LED circuit?
The Project
This part is pretty simple: I'm building a stunt lightsaber up from scratch. The led is held in a heatsink housing inside a 1 inch (internal diameter) aluminum tube. The heatsink is rated ...
- 111
1
vote
1
answer
51
views
Is it mandatory to sign-extend when adding two different-sized buses?
I am trying to optimize a critical path in my design. The bottle-neck of the path is a 32-bit ADDER between a 32-bit bus and a sign-extended 16-bit bus. At first, when I didn't realize it was signed, ...
- 111
0
votes
1
answer
146
views
FSM state assignment techniques, which one should I use?
I'm currently studying finite-state machines at my university and the topic of state assignment optimization came up today. Apparently there are several technique for finding the correct state ...
- 11
0
votes
1
answer
276
views
How does propagation relate to switching time of a circuit?
I have this circuit:
I know how to measure the propagation delay between a certain input and output. In my homework, I am required to optimize the area of each transistor. One point that occurs to ...
- 3
1
vote
2
answers
384
views
Frequency-dependent behavior of a resistor in time domain simulation
I know for a fact that to take into account frequency-dependent behavior in time domain simulation, equivalent electrical networks that reproduce the same frequency behavior are used, as it happens, ...
- 449
1
vote
2
answers
113
views
How to hash map known values to smaller data width?
Story:
I have an input bus of 17b = 131 072 values. An output bus of 10b = 1024 values.
Among all the 131 072, only 20 000 values are used and known in advance.
I'd like to map all those 20 000 values ...
- 357
1
vote
1
answer
278
views
Lattice Diamond — How to identify which parts of design take most of FPGA resources?
I have a Lattice FPGA-targeted design which already takes approximately 95% of the SLICEs available on the device; pretty close to the chip capacity. Unfortunately, I need to add some more logic to it,...
- 247
3
votes
1
answer
2k
views
.step and .list param function for real components in LTSpice
I know that LTSpice can compute simulation in .step and .list param functions. However, those lists are ideal (not real).
Is there a means to use the .step and .list param function for real components ...
- 83
0
votes
0
answers
148
views
TVC PID Controller how to adjust angle and thrust?
Hi there I wanted to simulate a rocket landing like for example the falcon 9. I was able to write myself an simulation in which on every loop turn I adjust the angle and thrust. Now this is for school ...
- 109
13
votes
6
answers
2k
views
Tips for optimizing through-hole soldering
I make and sell low voltage, mostly digital, retrocomputing expansion boards as a hobby/hustle. I use all through-hole components partly because of the retro aesthetic and partly because I find ...
- 503
1
vote
1
answer
305
views
C++ AVR big code size & excess unused symbols in build file
I'm developing the program for the AVR microcontroller in C++.
I have created a class that contains 8 methods(with constructors) but used only 3.
Class code:
...
2
votes
1
answer
248
views
C++ AVR microcontroller optimization problem
I'm faced with a weird problem. I'm developing a program for AVR.
Microcontroller ATtiny85.
Frequency 1 MHz.
Programmer ...
- 21
2
votes
2
answers
166
views
How to safely connect unused opamp stable for gain of +2
Please refer to AD828 or any other bipolar op-amp not unity gain stable.
Which of the two below cases is better? Any other suggestion?
Simulation suggests the second, but I need to understand if the ...
- 401
2
votes
1
answer
123
views
Singular interval condition for Multi input in Optimal control
The definition of singulr interval is shown in Figure.
I've struggled with this problem.
I think the solution of this prob
is "because if the E_j matrix is not singular, it means the System is ...
- 21
2
votes
0
answers
64
views
Need help understanding notation in mathematical optimization equation?
I have been reading the research paper ["Distributed Joint Power, Association and Flight Control for Massive-MIMO self-Organizing Flying Drones"][1](Paper is from IEEE so it might be stuck behind a ...
0
votes
3
answers
308
views
Optimization kills the switch statement that I need to use in a function
Optimization kills the switch statement that I need to use in a function
Hi all, how are you?. I'm doing a project with a STM32F103C6 (it has 32KB flash) and I had to activate optimization options to ...
- 158
0
votes
1
answer
95
views
Optimizing Multilevel circuit Logic with SDCs
I am reading "Principles of Modern Digital Design" on chapter 3.10, but I am confused on a certain part. It says that you can reduce multilvel circuit logic using SDCs.
Suppose you have the ...
0
votes
1
answer
530
views
Best way to optimize verilog cpu?
I wrote a riscv core in verilog which works fine, but is slow. It can't go faster than 50mhz when synthesizing in Xilinx ise for spartan 6. I have however seen similar cores be able to go to 100mhz or ...
- 15
1
vote
2
answers
287
views
VHDL: Kan sequence of if/else be optimized?
I am new to VHDL and I try to find all places where I can replace if/else statements with cases of inlined OR/AND operations to get more things executed in parallel instead of sequence.
Now I have ...
- 211
1
vote
1
answer
63
views
Find higher voltage among several voltages without MCU or ADC
I have 13 sensors with voltage outputs, each sensor can provide a voltage up to 3.3 volt, so I have 13 voltage lines. My goal is to somehow sort these voltages without using any MCU or ADC chip for ...
0
votes
0
answers
35
views
Formally determining the minimum number of poles needed to realize some suggested switching arrangement
Many times, when designing passive switching circuits, one has the following engineering problem:
We know we want to have some number of switches, each with some number of throws.
For each possible ...
- 103
2
votes
1
answer
180
views
Finding coefficients for a PID controller that minimize the integral of the squared error (ISE)
The problem
The problem is to find the coefficients for the P, I and D terms of a PID controller used to regulate the object that minimize the the integral of the squared error (ISE):
$$Q = \int_0^\...
- 21
16
votes
2
answers
2k
views
Why is this Verilog RAM modification better in terms of resource usage?
I'm using the open-source toolchain Yosys > NextPnr > IcePack for synthesising code for the Lattice HX8K FPGA. Here's a common version of a 1Kb RAM (that I'm ...
0
votes
0
answers
92
views
Preferred resistor (E series) value optimiser
Is there a tool to find the closest optimum preferred resistor values given a list of constraints?
For example I'm designing a filter but only have a few odd resistor and capacitor values to choose ...
- 99
0
votes
2
answers
273
views
Prevent compiler optimization for memory access in reflashable memory area
I am working with an embedded software in which part of the software(some CONST
config values) are reflashable, without modifying the application software. Consider the following code:
...
- 741
4
votes
1
answer
247
views
Compiler optimization prevents code from running
I was trying to upload a simple code to my board Tiva C EK-TM4C123GXL but it didn't work. I found out that when I turn the optimizer off, the code works fine. This is the code for blinking the on-...
- 95
1
vote
2
answers
160
views
Altium Designer: Not assigning all the sub-parts of a device
I've been banging my head against this one for a while now and can't seem to find and answer anywhere.
I have a multi-channel design that uses a a quad comparator as the base part. However in the ...
1
vote
2
answers
149
views
Optimizing magnetic field force of a coil
For a personal project, I've done a redesign of Samy Kamkar's MagSpoof project. Basically, it is possible to use an electromagnet, h-bridge, and microcontroller to trick a magnetic card reader into ...
- 434
0
votes
1
answer
242
views
Optimization voltage divider measurement
How to design a voltage divider to optimize the measurement error?
Intuitively I would take the same ratio $$\frac{load}{divider} = \frac{divider}{measurement}$$
As follow: the voltage is roughly ...
- 292
2
votes
1
answer
376
views
How to optimize a binary circuit?
I'm currently in the situation in which I need to optimize a binary circuit by reducing its number of gates.
We regard a circuit simply as a directed acyclic graph with some input wires and some ...
- 121
1
vote
1
answer
88
views
DC Power Supply Output Caps: Electrical Advantage to using many smaller capacitors instead of few large?
Question: What is the electrical advantage to paralleling smaller capacitors to reach a given capacitance, rather than using fewer smaller capacitors on the output of a DC power supply?
For example, ...
- 1,647
0
votes
1
answer
121
views
2^4 finite field multiplication in VHDL
I am currently trying to optimize a 4-bit finite field multiplication modulo X^4 + X^3 + 1 that I've made in VHDL. I did a 16x16 array containing all the results of ...
- 25
0
votes
1
answer
250
views
Optimization of Vivado synthesis
I am currently using Vivado to develop several FPGA designs, and I am wondering if the components numbers given during Synthesis are optimal. I mean, are there some ways to optimize the synthesis, in ...
- 25
0
votes
1
answer
1k
views
Connect 3 circuits to one switch
I am building some electronic circuits with some arduino in it to animate LED-strip.
The device is powered by 3 USB cables, because as I am using 270 RGB LEDs I can have 5A running trough the cables,...
- 3
0
votes
0
answers
40
views
How much more hardware for Keerthi's' SMO compared to Platts SMO?
Not sure if this is the correct forum to ask this question. Please let me know if it is not. It would be great if anyone can point out if there is any forum where it may be accepted.
This question ...
- 147
2
votes
2
answers
2k
views
ltspice matlab optimization
Has anybody used ltspiceIV in a optimization process using Matlab? I need feedback because I am running my circuit in transient analysis, and when I found the optimal point of my optimization, I ran ...
- 25
10
votes
7
answers
1k
views
Simplifying many window comparators
I have 8 thermistors and I must make sure that each of them is inside a temperature window. They all have the same window and I don't care which or how many are inside the valid range, I just need to ...
- 440
6
votes
2
answers
2k
views
Minimizing(optimizing) digital logic circuit with multiplexer(s)
(this by the way was an exam question)
For \$F = \sum m(2, 3, 5, 7, 11, 13)\$, I am trying to implement a digital logic circuit using only the following:
2:1 MUX (cost: 12, and must use at least one ...
- 107
0
votes
1
answer
74
views
Is there an advantage to my sequential circuit optimization?
I'm trying to create a snake game on a Xilinx Artix7 FPGA, and one of the things I want to check is if the snake has collided with itself. I need to perform this check between game updates to know by ...
- 171