Questions tagged [optimization]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
1 vote
2 answers
42 views

Time optimum controller

I have a question regarding time optimization that I would be very grateful if you could guide me on it. The question is moving a car/mass with nonlinear forces acting on it from point A to point B ...
user avatar
0 votes
1 answer
89 views

Optimal LED circuit design [closed]

I have a personal project. I must create a circuit with 20 LED (20 mA, 2.0 V) on a battery car supply (12 V). So my question is, which mode is optimal? I designed two schematics: 4x LEDs in series ...
user avatar
  • 11
0 votes
1 answer
57 views

Lower idle current - battery powered esp32 circuit

I am building a Li-Ion powered circuit to power a remote night light. I am a hobbyist and could use some help. mA values measured by a cheap multimeter, I guess at least the deep sleep current of the ...
user avatar
0 votes
1 answer
52 views

How to I optimize this LED circuit?

The Project This part is pretty simple: I'm building a stunt lightsaber up from scratch. The led is held in a heatsink housing inside a 1 inch (internal diameter) aluminum tube. The heatsink is rated ...
user avatar
1 vote
1 answer
47 views

Is it mandatory to sign-extend when adding two different-sized buses?

I am trying to optimize a critical path in my design. The bottle-neck of the path is a 32-bit ADDER between a 32-bit bus and a sign-extended 16-bit bus. At first, when I didn't realize it was signed, ...
user avatar
  • 111
0 votes
1 answer
54 views

FSM state assignment techniques, which one should I use?

I'm currently studying finite-state machines at my university and the topic of state assignment optimization came up today. Apparently there are several technique for finding the correct state ...
user avatar
0 votes
1 answer
62 views

How does propagation relate to switching time of a circuit?

I have this circuit: I know how to measure the propagation delay between a certain input and output. In my homework, I am required to optimize the area of each transistor. One point that occurs to ...
user avatar
  • 3
1 vote
2 answers
137 views

Frequency-dependent behavior of a resistor in time domain simulation

I know for a fact that to take into account frequency-dependent behavior in time domain simulation, equivalent electrical networks that reproduce the same frequency behavior are used, as it happens, ...
user avatar
1 vote
2 answers
70 views

How to hash map known values to smaller data width?

Story: I have an input bus of 17b = 131 072 values. An output bus of 10b = 1024 values. Among all the 131 072, only 20 000 values are used and known in advance. I'd like to map all those 20 000 values ...
user avatar
  • 305
1 vote
1 answer
74 views

Lattice Diamond — How to identify which parts of design take most of FPGA resources?

I have a Lattice FPGA-targeted design which already takes approximately 95% of the SLICEs available on the device; pretty close to the chip capacity. Unfortunately, I need to add some more logic to it,...
user avatar
3 votes
1 answer
134 views

.step and .list param function for real components in LTSpice

I know that LTSpice can compute simulation in .step and .list param functions. However, those lists are ideal (not real). Is there a means to use the .step and .list param function for real components ...
user avatar
  • 63
0 votes
0 answers
75 views

TVC PID Controller how to adjust angle and thrust?

Hi there I wanted to simulate a rocket landing like for example the falcon 9. I was able to write myself an simulation in which on every loop turn I adjust the angle and thrust. Now this is for school ...
user avatar
  • 109
13 votes
6 answers
2k views

Tips for optimizing through-hole soldering

I make and sell low voltage, mostly digital, retrocomputing expansion boards as a hobby/hustle. I use all through-hole components partly because of the retro aesthetic and partly because I find ...
user avatar
1 vote
1 answer
149 views

C++ AVR big code size & excess unused symbols in build file

I'm developing the program for the AVR microcontroller in C++. I have created a class that contains 8 methods(with constructors) but used only 3. Class code: ...
user avatar
2 votes
1 answer
141 views

C++ AVR microcontroller optimization problem

I'm faced with a weird problem. I'm developing a program for AVR. Microcontroller ATtiny85. Frequency 1 MHz. Programmer ...
user avatar
  • 21
2 votes
2 answers
98 views

How to safely connect unused opamp stable for gain of +2

Please refer to AD828 or any other bipolar op-amp not unity gain stable. Which of the two below cases is better? Any other suggestion? Simulation suggests the second, but I need to understand if the ...
user avatar
2 votes
1 answer
62 views

Singular interval condition for Multi input in Optimal control

The definition of singulr interval is shown in Figure. I've struggled with this problem. I think the solution of this prob is "because if the E_j matrix is not singular, it means the System is ...
user avatar
  • 21
2 votes
0 answers
62 views

Need help understanding notation in mathematical optimization equation?

I have been reading the research paper ["Distributed Joint Power, Association and Flight Control for Massive-MIMO self-Organizing Flying Drones"][1](Paper is from IEEE so it might be stuck behind a ...
user avatar
0 votes
3 answers
135 views

Optimization kills the switch statement that I need to use in a function

Optimization kills the switch statement that I need to use in a function Hi all, how are you?. I'm doing a project with a STM32F103C6 (it has 32KB flash) and I had to activate optimization options to ...
user avatar
  • 128
0 votes
1 answer
80 views

Optimizing Multilevel circuit Logic with SDCs

I am reading "Principles of Modern Digital Design" on chapter 3.10, but I am confused on a certain part. It says that you can reduce multilvel circuit logic using SDCs. Suppose you have the ...
user avatar
0 votes
1 answer
186 views

Best way to optimize verilog cpu?

I wrote a riscv core in verilog which works fine, but is slow. It can't go faster than 50mhz when synthesizing in Xilinx ise for spartan 6. I have however seen similar cores be able to go to 100mhz or ...
user avatar
1 vote
2 answers
126 views

VHDL: Kan sequence of if/else be optimized?

I am new to VHDL and I try to find all places where I can replace if/else statements with cases of inlined OR/AND operations to get more things executed in parallel instead of sequence. Now I have ...
user avatar
1 vote
1 answer
58 views

Find higher voltage among several voltages without MCU or ADC

I have 13 sensors with voltage outputs, each sensor can provide a voltage up to 3.3 volt, so I have 13 voltage lines. My goal is to somehow sort these voltages without using any MCU or ADC chip for ...
user avatar
0 votes
0 answers
30 views

Formally determining the minimum number of poles needed to realize some suggested switching arrangement

Many times, when designing passive switching circuits, one has the following engineering problem: We know we want to have some number of switches, each with some number of throws. For each possible ...
user avatar
2 votes
1 answer
113 views

Finding coefficients for a PID controller that minimize the integral of the squared error (ISE)

The problem The problem is to find the coefficients for the P, I and D terms of a PID controller used to regulate the object that minimize the the integral of the squared error (ISE): $$Q = \int_0^\...
user avatar
16 votes
2 answers
2k views

Why is this Verilog RAM modification better in terms of resource usage?

I'm using the open-source toolchain Yosys > NextPnr > IcePack for synthesising code for the Lattice HX8K FPGA. Here's a common version of a 1Kb RAM (that I'm ...
user avatar
0 votes
0 answers
63 views

Preferred resistor (E series) value optimiser

Is there a tool to find the closest optimum preferred resistor values given a list of constraints? For example I'm designing a filter but only have a few odd resistor and capacitor values to choose ...
user avatar
0 votes
2 answers
164 views

Prevent compiler optimization for memory access in reflashable memory area

I am working with an embedded software in which part of the software(some CONST config values) are reflashable, without modifying the application software. Consider the following code: ...
user avatar
  • 711
4 votes
1 answer
188 views

Compiler optimization prevents code from running

I was trying to upload a simple code to my board Tiva C EK-TM4C123GXL but it didn't work. I found out that when I turn the optimizer off, the code works fine. This is the code for blinking the on-...
user avatar
1 vote
2 answers
88 views

Altium Designer: Not assigning all the sub-parts of a device

I've been banging my head against this one for a while now and can't seem to find and answer anywhere. I have a multi-channel design that uses a a quad comparator as the base part. However in the ...
user avatar
1 vote
2 answers
112 views

Optimizing magnetic field force of a coil

For a personal project, I've done a redesign of Samy Kamkar's MagSpoof project. Basically, it is possible to use an electromagnet, h-bridge, and microcontroller to trick a magnetic card reader into ...
user avatar
0 votes
1 answer
205 views

Optimization voltage divider measurement

How to design a voltage divider to optimize the measurement error? Intuitively I would take the same ratio $$\frac{load}{divider} = \frac{divider}{measurement}$$ As follow: the voltage is roughly ...
user avatar
2 votes
1 answer
304 views

How to optimize a binary circuit?

I'm currently in the situation in which I need to optimize a binary circuit by reducing its number of gates. We regard a circuit simply as a directed acyclic graph with some input wires and some ...
user avatar
  • 121
1 vote
1 answer
83 views

DC Power Supply Output Caps: Electrical Advantage to using many smaller capacitors instead of few large?

Question: What is the electrical advantage to paralleling smaller capacitors to reach a given capacitance, rather than using fewer smaller capacitors on the output of a DC power supply? For example, ...
user avatar
  • 1,617
0 votes
1 answer
100 views

2^4 finite field multiplication in VHDL

I am currently trying to optimize a 4-bit finite field multiplication modulo X^4 + X^3 + 1 that I've made in VHDL. I did a 16x16 array containing all the results of ...
user avatar
  • 25
0 votes
1 answer
209 views

Optimization of Vivado synthesis

I am currently using Vivado to develop several FPGA designs, and I am wondering if the components numbers given during Synthesis are optimal. I mean, are there some ways to optimize the synthesis, in ...
user avatar
  • 25
0 votes
1 answer
1k views

Connect 3 circuits to one switch

I am building some electronic circuits with some arduino in it to animate LED-strip. The device is powered by 3 USB cables, because as I am using 270 RGB LEDs I can have 5A running trough the cables,...
user avatar
  • 3
0 votes
0 answers
36 views

How much more hardware for Keerthi's' SMO compared to Platts SMO?

Not sure if this is the correct forum to ask this question. Please let me know if it is not. It would be great if anyone can point out if there is any forum where it may be accepted. This question ...
user avatar
  • 147
2 votes
2 answers
2k views

ltspice matlab optimization

Has anybody used ltspiceIV in a optimization process using Matlab? I need feedback because I am running my circuit in transient analysis, and when I found the optimal point of my optimization, I ran ...
user avatar
  • 25
10 votes
7 answers
1k views

Simplifying many window comparators

I have 8 thermistors and I must make sure that each of them is inside a temperature window. They all have the same window and I don't care which or how many are inside the valid range, I just need to ...
user avatar
  • 448
6 votes
2 answers
1k views

Minimizing(optimizing) digital logic circuit with multiplexer(s)

(this by the way was an exam question) For \$F = \sum m(2, 3, 5, 7, 11, 13)\$, I am trying to implement a digital logic circuit using only the following: 2:1 MUX (cost: 12, and must use at least one ...
user avatar
  • 107
0 votes
1 answer
64 views

Is there an advantage to my sequential circuit optimization?

I'm trying to create a snake game on a Xilinx Artix7 FPGA, and one of the things I want to check is if the snake has collided with itself. I need to perform this check between game updates to know by ...
user avatar
1 vote
0 answers
2k views

Speed up Vivado Implementation

In Vivado, implementation of my projects can take a while especially if I use debug cores. What can I do to make implementation faster? I tried the "RuntimeOptimized" constraint and it made no ...
user avatar
  • 433
2 votes
3 answers
427 views

Design to replace several jumper on a dense PCB

I'm working on the design of a board which include a lot of Jumpers (around 40). They are used in order to provide a possibility to connect or disconnect parts of the schematics. Signals are all ...
user avatar
  • 183
2 votes
2 answers
168 views

How to partially drive a load with respective impact on my electricity meter?

I want to optimize the use of my photo-voltaic production by redirecting the remaining unused energy to electric heaters in winter, or something else in summer (given that fans are inductive loads and ...
user avatar
1 vote
1 answer
305 views

How to predict the output of a solar panel depending upon weather conditions for real time hardware simulation?

I want to build a system for smart grid which can optimize the grid power, load and battery charging to reduce my costs for grid power. For the optimization problem, I must know the current date to ...
user avatar
  • 73
3 votes
3 answers
1k views

Optimizing Resistor Values for Comparator Reference

Curious if there is a general rule for optimizing total resistance values in a voltage divider reference in a comparator circuit. Guessing it ultimately comes down to whether maximizing accuracy or ...
user avatar
  • 1,617
1 vote
0 answers
74 views

Optimal design of electrical grid [closed]

After all that has been learned about electricity - if the grid and removing financial considerations and adoption feasibility. Imagine you're constructing for Mars or some post apocalyptic ...
user avatar
3 votes
1 answer
139 views

Supercompilation for electronic design

I'm reading Advanced FPGA Design and the first example, one of simply raising a number to the 3rd power, quickly diverges into various quite clever optimizations to make the valuation faster. Now, ...
user avatar
1 vote
0 answers
2k views

Implement a 3-input function using only two 2-input LUTs

This is my homework: "Given the function \$f(x_1, x_2,x_3) = \sum (2,3,4,6,7)\$ Show how it can be realized using two 2-input LUTs. Give the truth table implemented in each LUT." At the beginning it ...
user avatar
  • 802