All Questions
1 question
0
votes
2
answers
87
views
How does moving an input signal node closer to the output node reduce parasitic capacitance
So I have been studying about logic gates designed using the CMOS family and in my professors notes it says "Move NMOSFET-B closer to output node, without changing the functionality , to reduce ...
- 9