Stack Exchange Network

Stack Exchange network consists of 174 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Visit Stack Exchange

Questions tagged [pcb-layers]

Printed Circuit Boards (PCBs) are composed of a sandwich of alternating layers of insulating substrate and conducting copper layers. The copper layers are etched to form connecting tracks between components as well as earth/ground or power planes. The simplest PCB has one substrate layer and one copper layer. Generally only the copper layers are counted. A complex PCB might have seven layers.

0
votes
1answer
14 views

shortcut to change layer/add via while routing in Altium doesn' t work

I'm trying to change my tracks during routing to pass from bottom to the top, or from top to bottom using +/- buttons, but neither numerical buttons neither +/- buttons from keyboard buttons are doing ...
1
vote
0answers
18 views

Split Power Plane when using Load Switches?

To do power saving for a battery operated product, I am using couple of load switches to shut down peripheral power when not using that. PCB stackup - Signal(component), Gnd, Power, Signal -- 4 ...
2
votes
1answer
65 views

Ground plane: is there a tool to identify choke points of a fragmented copper polygon in Eagle?

As they say a picture says a thousand words. Consider this extreme example: You have this copper polygon (a ground plane), but due to other signals routed on the same layer, the polygon comes to a ...
0
votes
1answer
57 views

Does a Vcc layer cause noise to a 4-layer RF PCB?

I'm designing a 4 layer GPS tracker PCB with the 2nd layer as ground and 3rd as Vcc. Is this a good practice? I know a gnd layer is good but I'm not sure how to distribute the positive of the supply ...
0
votes
0answers
56 views

4 Layer board with high current return path inner layer

So I am doing a layout for a 4 layer PCB 1 ounce/layer. The Chip supports up to 20A (motor controller driver). The application needs about 12 amps max ( I plan it let it go up to 17A in the event of ...
0
votes
1answer
71 views

Altium Designer: mixed mechanical layers on Top and Bottom Layer Pair

I have a multilayer board I'm working with. To ease placement and routing, I created some layer pairs and two Layer Set (TOPSet, BottomSet) and then I clicked on hide/show button to assign meaningful ...
0
votes
1answer
64 views

Does Solder paste file is necessary for through hole component as same as SMD or not?

I have designed a PCB and there are only through hole components in the top of my board and only some surface mount components in the bottom of the board. Now, I don't know exactly is TOP SOLDER ...
0
votes
4answers
74 views

Can Altium Designer 17 Generate Missing Paste Mask Layers?

I recently ordered three proto PCBs from a small PCB company. This board house produces Gerber files in-house from their proprietary PCB layout files, and provides this Gerber set to the user on ...
0
votes
0answers
107 views

Why does my IR receiver PCB only work when I touch the sensor pins?

I have designed a PCB based on a schematic which I am pretty sure that is correct and I have tested the schematic several times on the breadboards and all of them worked properly. But, after I ...
0
votes
0answers
24 views

smps power plane

I am designing an ultra low noise SMPS with 4 layer PCB. On the first layer I have components and power traces. On the second layer I have a whole GND plane. My question is: for the 3 plane (power ...
0
votes
1answer
64 views

Good PCB Design - Single Power Plane with 2 Power supplies (+ve & -ve)

Recently I've taken over a project which requires low noise but the design given to myself does not meet the requirements. I noticed on the PCB design It has a single Power Plane with 2 separate ...
0
votes
2answers
129 views

Too many vias on ground trace

I've got the following layout for 4 layers PCB, I would like to know why there are so many vias on the ground trace.
0
votes
0answers
23 views

Appropriate PCB Stack Up for Transimpedance Circuit

I'm designing a circuit involving multiple silicon photomultipliers that involves the necessity of multiple layers for my circuit. My circuit is shown below: simulate this circuit – Schematic ...
0
votes
1answer
57 views

In PCB DFM analysis; manufacturer highlighted TOEPRINT ISSUE. What is component TOEPRINT?

PCB manufacturer have highlighted component TOEPRINT issue. Issue Statement: "Component is too close to another component TOEPRINT." What is mean by TOEPRINT?
1
vote
1answer
52 views

SMPS and pcb layers

I am trying to design a ultra low noise SMPS with 20 W output (85 V to 220 V) and need to make a choice between 4 layers PCB and 6 layers. On the 4 layers we plan on having components on both sides ...
0
votes
2answers
34 views

How do eradicate pad to pad clearance with-in the component in Eagle Tool?

I tried clearing the error by defining Rules and net Class, but that does not happen. How to do this?
0
votes
2answers
47 views

In 4 Layer PCB - which internal layer has to be consider to calculate Microstrip characteristic Independence for bottom layer

4-layer PCB stack-up as shown in attached figure - In case of bottom layer; which internal layer has to be considered to calculate characteristic impedance for microstrip line on that layer. Is it ...
0
votes
0answers
46 views

Altium: Via stitching not connecting to plane?

I'm experiencing an issue in altium where my Via stitching vias on the GND net will not connect to my ground plane. Individually placed vias will connect fine through from the top layer polygon GND ...
1
vote
1answer
60 views

How to properly connect SMD component to inner layer

I have a four layer board. The stack is divided as follows: Layer 1: Signal Layer 2: GND Layer 3: Power Layer 4: Signal I have SMD components such as an SMD fuse,...
1
vote
1answer
33 views

Unable to delete circle in tDocu layer in Eagle

I am making a revision to my PCB board where the initial mounting holes were too large and therefore decreasing their size. The holes are on the Dimension layer (20) and were created using the circle ...
0
votes
1answer
86 views

Smd footprint Altium

I'm trying to make the footprint of a smd resistor. But when I place the resistor on pcb layout and flip it, the pads go on bottom layer but the body remains on top layer, viewing from 3D mode. ...
6
votes
1answer
141 views

Limited blind via pairs - Use for power or for signal?

I'm working on a PCB with 0.4mm WLCSP's and 0201 discretes. It will have components on both sides. The routing is very tight; I can't use a simple plated through hole ("PTH") design. I'd like to ...
5
votes
2answers
724 views

GND plane and vias on a two layer PCB

I'm trying to build my first two-layer PCB layout using this example schema: I'm using SMD elements, which I would place on the top layer. Also I would create a ratsnet area as GND on the top layer. ...
1
vote
1answer
42 views

LAN9512 differential wire routing on PCB

Using the Saturn PCB Tool (V7.05 - calculation method IPC-2152 - Etch Factor 1:1), in order to achieve a 90 ohm differential line with a single line impedance equal to 50 ohm for a design based on the ...
2
votes
2answers
92 views

Putting GND on POWER layer

I have a four layer PCB, with a traditional: signal layer, power layer, ground layer and final signal layer. Due to the set up with the power rails, there are some large spaces on the power plane ...
1
vote
2answers
85 views

Which Layer should be considered for Characteristic impedance for 4 layer PCB?

I am developing 4 layer PCB with following general stack up: Layer 1: Signal Layer (top side) Layer 2: Ground Plane Layer 3: Power Plane Layer 4: Signal Layer (bottom side) For Layer 1 & ...
1
vote
0answers
84 views

Has double (green) protoboard benefits when using this way of soldering?

I'm intending to use the same soldering 'technique' as in the picture below (just an example), by using wires and solder connections. I am wondering if it has benefits by using the green double sided ...
0
votes
1answer
40 views

Solder Pad and Stencil Mask Data Sheet - Confused

I am using Autodesk Eagle. Need to create a footprint for CREE LED XHBAWT which is in the XLAMP XH-B series. I do not understand the Datasheet drawing of the footprint, attached. Are the lower views ...
1
vote
3answers
109 views

Best way to flatten PCB again after cutting with utility knife

I cut my presensitized PCBs down to size with rulers and a utility knife when I need a custom PCB. I noticed every time I cut one, the cut is always clean, but the copper on the board at the same ...
2
votes
2answers
345 views

Through hole components on a PCB

When prototyping diy PCBs, we would run a small wire from the underside of the board to the top and solder on both sides, wherever there was connection on both sides of a THT component, so there was ...
1
vote
1answer
184 views

Layout on double sided pcb

I have some trouble about the design of my homemade double sided pcb shield. I'm not an electronic engineering, i'm just an hobbyist. In my shield i have a 9V power input and from that, using two ...
0
votes
2answers
112 views

Power plane short in PCB

I have a multi layer board and have 2.5V plane as one of the layer. Some how during testing something go shorted on 2.5V. I am using the Toneohm 950 to detect the plane short after removing whatever ...
1
vote
0answers
99 views

Put the crystal on the bottom with thru-vias, or on the top with a blind via?

I'm using an STM32L155 in a very small (0.4 mm pitch) WLCSP package (6x9 array). At this scale there is no room for traces between the balls, so the design requires HDI and/or blind vias to fanout the ...
1
vote
0answers
138 views

How to cover vias with solder mask (solder resist) on Proteus

I am using Proteus 8 and wish to cover all the vias with solder mask (solder resist). Could anyone please tell me how to do this?
0
votes
1answer
148 views

Altium - Defining top or bottom layers as a plane layer

I have four layer PCB stack up but wish to use the bottom layer as a 'plane' layer instead of a signal layer. Is it possible to configure Altium like this through layer stackup manager? L1 Top - ...
0
votes
0answers
63 views

how does multilayer PCB Press/lamination machine work or bond the layers?

I just know the components involved in this process of bonding layers: Vacuum hot press to remove air bubbles, Piston Press to apply pressure and some temperature device to create the temperature. i ...
0
votes
0answers
102 views

2 Layer RF PCB With Chip Antenna

I am new to PCB design and RF and I have some questions on my PCB design for Bluetooth low energy chip CC2540. I just want the board to work as a test board, performance is not a problem right now. ...
0
votes
1answer
90 views

PCB layer stack up practices [duplicate]

Sorry in advance for the newbie question, but I can't seem to find a good answer. Recently, I've gotten into printed circuit boards and it is all still fairly new. I'm working towards creating a 4 ...
0
votes
0answers
531 views

RN2483 PCB Layout

I am designing a board based on RN2483. As i have none experience on RF design i am following the guidelines from microchip's datasheet as the pictures bellow. So my question is about the many vias....
2
votes
4answers
223 views

Advantages/Disadvantages of ground fill on both layers (of a 2-layers-board)

There are many similar questions but I didn't really find the answer I want. I have many 2-layer boards for analogue-audio-stuff. I use both layers for routing and I have ground fills on just one ...
1
vote
3answers
208 views

Minimum PCB Trace width with SMD components and Autorouter problem

I would like to receive some suggestions from you about the trace width for my PCB. I'm using some SMD components (ATmega328p TQFP32 and FT232), the main power is 5VDC at maximum 2A. I use also a ESP ...
0
votes
2answers
84 views

PCB design of the copper area of a (linear) power supply

I design an amp with 2 linear power supplies (1 HV main PSU+1 LV preamp PSU) and other devices. My concept is to put the star point onto the board of the main PSU: I have some concerns / questions ...
4
votes
2answers
677 views

Solder paste pattern

I recently downloaded a component's footprint and it comes with a peculiar solder paste pattern (see picture attached - solder paste is in gray). Until now I have just defined the solder paste to be ...
4
votes
1answer
251 views

How can I route a single complicated side PCB design ? Specially on Easyeda?

N.B: I'm still a 14 years old boy that is just a beginner in electrical engineering. I started a project with my Dad which was a "matrix clock ." We used 3 red led matrixes which are driven by ...
4
votes
1answer
269 views

PCB design for intrinsically safe equipment to 60079-11 standard

A general question regarding PCB design of equipment to the 60070-11 standard for intrinsic safety type "ib" or better. Often, and more so than ever, ATEX certified electronic equipment requires ...
0
votes
0answers
167 views

6 layer PCB layout with RF antenna track

I am doing my first 6-Layer PCB with RF antenna connection tracks. I am using this stack-up: L1 Signal Layer L2 Ground Plane L3 Power Plane L4 Signal Layer L5 Ground Plane L6 Signal Layer I ...
2
votes
1answer
290 views

I would like an honest opinion about the PCB circuit I have designed

I made my own version of the VESC controller from the open source schematics. I'm a rookie at the rules for circuit traces but have read most of what is covered. I do not know if I should make the ...
1
vote
2answers
276 views

Starting Copper thickness & finishing Copper thickness

What is the difference between 'start copper' and 'finish copper'? If the specified requirement is of '2 oz / 70 um Copper thickness', will that be start copper thickness or finish copper thickness? ...
1
vote
1answer
36 views

Can we route using plated through hole in a Multilayer PCB?

Hi I'm designing a 4 Layer PCB for my project this is my first time using a ML4 Board. Layer Configuation are as follows. -L1 [red] -L2 (GND)[purple] -L3 [light blue] -L4 [dark blue] My question is I ...
1
vote
1answer
88 views

Altium Designer: Design Rule Check didn't check for all my nets?

I'v been using Hierarchical Schematic Design. In my design, there were 76 nets as shown below: here is my Design Rule Checker: But when I run DRC(Design Rule Check) while I left all the connections ...