Questions tagged [pci]

The Peripheral Component Interface (PCI), a parallel master-slave bus, was the dominant bus to connect computer peripheral cards in personal computers and servers. It was mostly superseeded by the very different PCI express (PCIe) interface.

Filter by
Sorted by
Tagged with
0
votes
1answer
44 views

PCIe PRST pin functionality at M2 connector (B) with SATA device (reboot detection)

M2 connector type (key B) support PCIe ×2, SATA, USB 2.0 and 3.0, audio, UIM, HSIC, SSIC, I2C and SMBus. I want to use SATA interface with my device, but I need to detect the reboot of the host ...
0
votes
1answer
49 views

What limit the pci-e splitting on this case?

I am trying to understand the PCI-E principles but I miss something. The reason why I need to understand that is because I working on a project that involve a lot of SATA HDD to be connected to one ...
8
votes
1answer
109 views

Backwards compatibility of PCIe AC coupling capacitors

The PCIe base spec mentions that platforms operating only at 2.5GT/s or 5GT/s may use AC coupling capacitors in the 75nF-265nF and that platforms supporting 8GT/s and above must use 176nF-265nF. ...
2
votes
1answer
122 views

What value to use for Byte Count field in PCI Express (PCIe) IO read completion?

In PCI Express (PCIe) a completion packet is to be generated for both memory read and IO read. A Byte Count field is part of the completion packet, and for a memory read (MRd) in the simple case, this ...
1
vote
0answers
83 views

Does my PCIe platform support CLKREQ#?

I succeeded entering ASPM L1.1 and L1.2 for my device. After entering ASPM L1.1 or L1.2 and trying to initiate to exit from Host side, I saw some hosts that are: • Able to initiate an exit from ASPM ...
1
vote
1answer
215 views

PCIE Gen 2 Intra-Pair Skew

I am about to make a revision of a PCB that has 60 mills of Intra-Pair Skew in PCI-E (Gen 2) RX differential pair: Considering the capacitors the skew is ~50 mills: this is the relevant part of the ...
1
vote
0answers
78 views

Unable to Identify VL805 device

I have designed a PCIE to USB3 converter device that is based to VIA LABS VL805 Q6 Chip. My problem that I can't recognize the VL805 chip in Linux, using the command "lspci": here is the ...
0
votes
1answer
54 views

The detail of External PCIe cabling specification?

As searching on the Internet, I found that the PCI group has released the "PCIe External cabling specifications". But I can not download the document because I am not a member of the PCI ...
-1
votes
1answer
52 views

How does a motherboard convert the input voltage to the 12V of the PCI? [closed]

Has it a DC/DC converter inside? Are the 12V guaranteed to be 12.0V sharp?
0
votes
2answers
569 views

What happens if the PCI voltage in input to a GPU is different from external power supply voltage?

In particular if there is a difference of one or two volts between the two inputs? Is it safe?
1
vote
3answers
721 views

How does a PCIe device know that its 4K configuration space is mapped to memory address?

PCIe spec defines 3 address spaces: Memory IO Configuration I can configure the BAR register to specify the memory address range that a PCIe device will claim. ...
-1
votes
1answer
48 views

Testing PCI Card [closed]

I have two questions I will try to be detailed as I can here. I have a PCI Wifi card I want to know if it works or not. I do NOT have a computer in which to test this on. The model #F5D7000 is a ...
2
votes
1answer
94 views

What is "shadow" configuration space?

In a github project I saw a feature as follows: Support for writing to custom shadow configuration space. I know what PCI config space is but what is a "shadow configuration space"? I google'd but ...
2
votes
1answer
616 views

What is the maximum number of devices a single PCI bus can handle?

During system initilization software enumerates the different buses, devices and functions with the help of two I/O Ports (CONFIG_ADDRESS 0xCF8, CONFIG_DATA 0xCFC) and two configuration cycle types. ...
0
votes
1answer
76 views

PCI based system debuging

I've came across some products that help you troubleshoot a computer that won't POST, with listening and capturing traffic on PCI bus during system startup. They essentially know the normal procedure,...
0
votes
2answers
248 views

How exactly does CPU set C/BE lines on a PCI bus?

In the PCI bus spec, when in the address phase of a transaction, there are extra bits for specifying the type of transaction (called C/BE). These lines are also re-used during the data phase of the ...
1
vote
2answers
702 views

PCI card electromechanical specification

I am making an old PCI (5V) form factor card for a product, and am having a hard time finding any sort of reliable drawing showing the official dimensions of the gold fingers, key cutouts, and their ...
1
vote
1answer
416 views

Understanding pci address in lspci/dmesg

When looking for the pci devices on the host machine, I have seen something like this in lspci: ...
45
votes
4answers
7k views

What are the advantages of this gold finger shape?

Some PCBs, like the PCI card specification have gold fingers which start very narrow near the bottom edge, and gain their usual width much higher, where the actual contact is expected to be made. What ...
0
votes
2answers
299 views

VME64 vs PCI Bus for vibrating environment

I have to select between VME64 bus and PCI bus and one of the important decision metric is concerned with the connector types used in these buses. My application is in a vibrating environment. I ...
0
votes
1answer
200 views

Bus mastering VS Bus arbitration [closed]

If there are multiple bus masters possible in a bus architecture then is it certain that 'Bus arbitration' will take place before a master gets hold of the bus control or is it possible that bus ...
1
vote
1answer
106 views

Decoding Signals from an Unknown Port on Spectrometer

We have a Thermo-Nicolet Nexus 670 FT-IR Spectrophotometer, made in the USA around 2000. It was the work horse of the infrared spectroscopy community. The instrument sends out signals to a proprietary ...
0
votes
1answer
445 views

Is it posible that two devices plugged in different PCI slots share single PCI bus

Let's assume we have two network cards, Foo and Bar plugged in slots 5 and 4 on motherboard, with some BDF id assigned, for example: Foo => 09:00.0 Bar => 02:00.0 That's the usual scenario. But is ...
1
vote
1answer
3k views

Understand the Primary/Secondary/Subordinate Bus number in PCI/PCIe Bridge

I am new to the PCIe world. I am learning the enumeration and configuration of PCIe hierarchy. Some quote from here: For PCI-PCI bridges to pass PCI I/O, PCI Memory or PCI Configuration address ...
1
vote
1answer
508 views

Why are PCIe Config Writes non-posted?

In PCIe, why are config writes non-posted? Why can't they be like mem_wr which are posted?
2
votes
1answer
2k views

What limits the number of buses, devices and functions on a PCI bus?

I am learning the PCI/PCIe bus. I learned that: A PCI hierarchy can support at most 256 buses. A PCI bus can support at most 32 devices. A PCI device can have at most 8 functions. I checked the ...