Questions tagged [phy]
The phy tag has no usage guidance.
0
votes
1answer
38 views
Ethernet magnetics [duplicate]
I am working on a system prototype which includes two ethernet switches (KSZ9896) to provide Ethernet Gigabit connectivity between several devices (let's call them slaves, from now on); every slave ...
-1
votes
0answers
84 views
Problem with PHY KSZ9031RNX
I am facing a serious problem with a design using the PHY KSZ9031 from Micrel. The same schematics are used for both versions of the same product. It is possible to use both speeds from 100Mbit up to ...
2
votes
1answer
290 views
How can I configure PHY in cubeMX on own board?
I made a customboard using STM32f217VET microcontroller and KSZ8081 PHY (builtin pull-up resistors for TXP TXM and RXP RXM). I Configured my board to use MII mode, anda I used a 25MHz oscillator to do ...
0
votes
1answer
67 views
How to connect the PHY crystal for RMII?
I'm attempting to implement Ethernet communication for the first time and have run into an issue with my PHY. I'm using the KSZ8091RNBCA. According to the datasheet, when running in RMII mode, the XO ...
1
vote
2answers
192 views
Impedance Matching Resistors on MII Ethernet Lines
Microchip is taking forever to activate my account so I will ask this here...
I am using the KSZ8081 PHY for MII Ethernet.
https://www.mouser.com/ProductDetail/Microchip-Technology-Micrel/...
1
vote
1answer
66 views
PHY Register 5 Technology Ability Field Meaning
I have a question about each bit fields(bit 5 to bit 8) of PHY register 5.
The following is the description page of a PHY.
I know that these fields are Technology Ability Field which is the link-...
0
votes
2answers
82 views
Inverting REFCLOCK of Ethernet PHY
A few years ago I had to design a board that uses the NXP LPC1769 MCU and had Ethernet connectivity. I was in need of a PHY chip and the LAN8720 was choosen.
During design however, I noticed that NXP ...
3
votes
1answer
189 views
Do I need terminate the MII/RMII interfaces?
For Ethernet PHY design, the MDI interface should be terminated. Then how about the MII/RMII or GMII/RGMII interfaces? I've seen some designs terminated them, and most not. There are some PHY chips ...
2
votes
2answers
185 views
Use crystal or oscillator for a Ethernet PHY?
I've saw so many reference designs use just a crystal to generate the clock for ethernet phys, though they can be generated with a crystal oscillator too. Such as KSZ9021's 'XI' and 'XO' pin.
Are ...
0
votes
2answers
73 views
RSET pin function of RTL8211E
I'm using Realtek's ethernet PHY RTL8211E, but can't figure out what's the purpose of pin 'RSET', and how to connect it. The only datasheet I can find is
here.
It's wired I can't get that datasheet ...
0
votes
1answer
55 views
Using SMI to check speed of ethernet phy
I am trying to use the ethernet PHY which comes with my Digilent Nexus 4 DDR, a Microchip LAN8720A (datasheet). I wrote a controller which lets me read and write values to the smi registers using the ...
2
votes
1answer
151 views
Ethernet PHYs IEEE1588 PTP vs SOF
I currently working on a new design that should support Ethernet IEEE1588 PTP. I was looking for Ethernet 1GBit PHYs with IEEE1588 support when I saw this on TI website:
http://www.ti.com/interface/...
0
votes
0answers
39 views
Frequent Fast Ethernet transmissions on custom PCB
I am having an issue with a custom PCB design where I am getting TCP re-transmission failures told from my computer when trying to connect to my device. the failure rate for 64 byte packets is ...
0
votes
1answer
159 views
Lan9500 to Switch (KSZ8795) MII wiring
I'm an experienced analog/power designer that's been asked by a coworker to scrub a digital design. He's pretty junior, but a good friend, so I am helping. (So now we're BOTH in trouble. ;-P
We ...
0
votes
1answer
228 views
is MDIO required for PHY?
Most of the Ethernet PHY chips (e.g. LAN8720) provide strapping option to control operation.
I am short of IO pins in my uC, and I do not need (AFAIK) to change anything more in the PHY operation.
(...
0
votes
1answer
65 views
Direct connection between two SFP+ cables [closed]
I have been reading a lot about modern fiber networking recently and I have a clarifying semi-hypothetical question:
Imagine I have two 3-foot sections of Multi Mode Fiber, and four SFP+ 10G ...
3
votes
1answer
529 views
Ethernet Transmission with one MAC and Multiple PHYs
I have been recently learning about ethernet subsystem. I see that the MDIO interface is shared across multiple (upto 32) PHYs from a single MAC and each PHY's state can be accessed using the 5-bit ...
3
votes
1answer
117 views
Correct Ethernet Jack + Magnetics for 100Base-TX
I've been shopping around for Ethernet jacks for use in a personal project. The part specifically states that it's internal PHYs are 100BASE-TX/10BASE-T/Te IEEE 802.3
I understand the basic ...
0
votes
2answers
2k views
Differential Pair Length Matching for DP83848I
I'm looking in the datasheet and layout guide of the DP838481 but I can't seem to find where it talks about length matching for the RX and TX differential pairs. It only mentions length matching for ...
1
vote
1answer
121 views
NIC connection with PHY issue
We have an NIC (computer A) connected to Marvell 88e1116R via Ethernet cable, the Marvell chip is then connected to Xilinx FPGA, the FPGA connected to ADSL Analog front end (AFE), the AFE is connected ...
0
votes
2answers
80 views
usage of at24c02 eeprom with ethernet module
ı design a altium circuit schematic which consists of lan8720 tranciever rj45 and also at24c02 eeprom .However ı dont know exactly what MAC means and what it does. Why do we use eeprom with ethernet?...
0
votes
1answer
58 views
Ethernet Switch used for CCA to CCA comm without FPGA/Proc for MAC
I'd like to connect Ethernet between devices through magnetics without the FPGA or processor involved. For example, I have several off board (PWB) Ethernet signals coming onto my board and then onto ...
0
votes
1answer
572 views
Purpose of QSGMII
I do not understand the purpose of QSGMII. QSGMII is supposed to combine 4 SGMII signals from 4 MACs into 1 QSGMII signal at 5 GHz. However, there is no Ethernet standard that works at 4 (or 5) GHz. ...
0
votes
1answer
287 views
SGMII, MDIO and link training
I am reading this document : https://www.nxp.com/webapp/Download?colCode=AN3869
I got this link from NXP support, but I did not get a precise answer to my questiosn and I would like to be sure :
The ...
1
vote
1answer
190 views
Should I remove terminating resistors in ethernet TAP?
I would like to design Ethernet TAP, with PHY, that I can connect to FPGA via RGMII interface. I know, that I could do this like there, but I would like to be able to analyze low level data in MAC. ...
1
vote
1answer
783 views
Does SGMII use MDIO?
I was reading the SGMII specification and the documentation of a Gigabit MII to SGMII converter (see MAX24287). I do not see a MDIO to control the registers of the PHY (Basic Mode Status Register, ...
3
votes
1answer
116 views
How might an LPDDR2 PHY be designed?
I was reading the LPDDR2 spec today out of curiosity. While browsing the spec I became curious about "how might one hypothetically design a minimal working LPDDR2 PHY on paper/for simulation, perhaps ...
6
votes
1answer
386 views
Why are there different Ethernet PHY magnetic configurations?
I'm looking at pcb-mount Ethernet ports like these:
I'm seeing a few different configurations of the magnetics within the ports. On a single Wurth data sheet, there are 4:
Schematic 2 is the part we ...
1
vote
3answers
928 views
Ethernet PHY/MAC/SWITCH IC available?
I'm wanting to use an ethernet switch/Phy LAN9303 to output 2, maybe 3 ethernet signals. I know that I need a 25MHz clock, supporting resistors and caps as well as the magnetics, but I want to know if ...
0
votes
1answer
650 views
What do pull-up and pull-down resistors do in an ethernet PHY?
I've noticed that most ethernet physical layers (i.e. the interface between the MAC/network and e.g. an RJ45 connector with magnetics) have pull-up or pull-down resistors on the TX and RX lines. For ...
2
votes
1answer
879 views
GMII/RGMII TX_ER signal: guaranteed functionality?
I have a question seeking to clarify EXACTLY what happens during a GMII exchange between MAC and PHY. Specifically, regarding the TX_ER signal.
IEEE 802.3 Section 3:
TX_ER is driven by the ...
9
votes
1answer
1k views
Ethernet: distance from PHY to magnetics
I am confused as to the preferred placement of Ethernet PHY and magnetics. I thought that in general, the closer the better. But then SMSC/Microchip app note (http://ww1.microchip.com/downloads/en/...
2
votes
1answer
351 views
Is PHY always needed?
If I'm sending UDP from a microcontroller to another (both have built in MAC, STM32f4 Discovery boards to be precise), must I have a PHY attached to both or can I get away with only sending a MII ...
-1
votes
1answer
173 views
Can a same phy be used for IPV6 and IPV4?
Currently I am using LAN8720 from microchip in my device for IPV4 network?Can same PHY work with IPV6 network?
If yes the why?
and if no then what can anyone suggest me a decent chip for it?
Thanks
1
vote
1answer
656 views
MAC PHY defenitions
from Wikipedia:
The media-independent interface (MII) was originally defined as a
standard interface used to connect a Fast Ethernet (i.e., 100 Mbit/s)
media access control (MAC) block to a ...
0
votes
1answer
148 views
Ethernet PHY Layer Compatibility
I have two different embedded devices with ethernet connection. One is based on Texas Intruments DM648 DSP chip and the internals of the other are unknown to me.
When I connect each one of them ...
1
vote
1answer
748 views
How to test Ethernet PHY's MDI interface through JTAG Boundary scan
We now use SCANWORKS Boundary Scan Tool from ASSET to make Ethernet SWITCH's manufacturing test. But in almost all PHY chips from broadcom corp, the MDI interfaces are "Linkage" bits. It means that ...
1
vote
1answer
855 views
Switching between two Ethernet magnetics and one simple Phy
I'm deep into a project and I would like to ask how can I switch 2 ethernet interfaces to single PHY. I know that there're some suitable analog switches for this purpose like MAX4890, but I don't ...
4
votes
1answer
278 views
Ethernet components location
The normal ethernet components configuration: MAC <-> PHY <-> Magnetics <-> RJ45. My RJ45 connector must be mounted on the system box's front panel, so there must be a wire routed from the ...
2
votes
2answers
2k views
how to implement Ethernet with PIC, PIC18F97J60, PIC32MX(795F512L), ENC624J600, LAN8720A
My project is a data logger board which must mount a PIC of some kind to provide USB and Ethernet as a means to communicating with the board. I can develop this system into two products a low-end ...
1
vote
0answers
948 views
PHY device not responding to MDIO
Update: I have read more about this and what I can conclude is that the phy IC is not initialized correctly. Still no able to figure out how to initialize phy device. Please go through the code and ...
7
votes
3answers
23k views
What is the exact difference between SGMII and 1000Base-X?
I was wondering what the exact difference between SGMII and 1000Base-X is, because both seem very similar. Is the "big" difference only the physical medium they are supposed to be transmitted on?
Both ...
0
votes
1answer
378 views
Termination resistors in Ethernet in Kilo-Ohms instead of Ohms?
When working with Ethernet, whether copper or optical fiber, why are the termination resistors always in a few ohms and never in kilo-ohms?
Example: 49.9R on transmit & receive pair of PHY in ...
3
votes
1answer
3k views
RMII MAC side routing and signal integrity
I have some signal integrity and EMC questions.
In my board LPC1768 RMII interface is connected to LAN8720. Because of pin locations some RMII signals must go through bottom layer. This is a four ...
2
votes
1answer
375 views
Wake On LAN to PMIC
I'm a connecting a WOL interrupt port of the PHY (an open drain port) to the ON-OFF port of the PMIC of my device. The idea is do a reset of the PMIC and then I'm going to turn on the MCU from a ...
2
votes
2answers
1k views
Problem with Ethernet PHY
One of my clients is experiencing problems with a SMSC LAN8710A PHY that is connected to a Xilinx FPGA. The Ethernet link works perfectly when the board is connected to my MacBook or to my office ...
2
votes
2answers
2k views
Vitesse VSC8221 Ethernet PHY for Media Converter Application
I'm currently designing a media converter board using Vitesse VSC8221. Just as an FYI, the documents for this product are all available at the product page. No NDA is required.
When I say media ...
3
votes
2answers
5k views
Media Independent Interface (MII) vs Media Dependent Interface (MDI)
Is my understanding about Ethernet - MII & MDI correct?
MII - Media Independent Interface is about the connectivity between MAC and PHY. In other words, it is about TXD and RXD signals from MAC ...
5
votes
1answer
1k views
What ferrite for Ethernet Phy?
I'm using a Micrel KSZ8051 Phy in a 100mbps design. The datasheet specifies that it should have a small ferrite bead feeding the power.
However, the datasheet doesn't suggest any specifications for ...
2
votes
2answers
2k views
KSZ8863RLL and external PHY (KSZ8051RNL)
I'm designing an Ethernet switch with KSZ8863RLL. It's a 3-way switch but only has 2 integrated PHYs and for the 3rd port it has an RMII interface.
Datasheet says that the 3rd port can work in 'MII ...
