All Questions
Tagged with pipeline intel-fpga
2 questions
0
votes
1
answer
67
views
Is it possible to use registers on Intel‑based FPGAs ? If not what’s the alternative for solving the bandwidth issue?
In order to bruteforce a key where the first private’s key bytes are known (leaving 270 possible private key to search) I’d like to do the following:
pick up a 64‑bit private key range
split that ...
- 140
0
votes
1
answer
62
views
Pipelined designs with outputs in differentes delay clocks
I have a pipelined design that ends in 13 clock cycles when the input value is not close to zero, but when the input is close to zero, the design only needs about 4 clock cycles, because of all the ...
- 115