All Questions
Tagged with pipeline state-machines
1 question
1
vote
2
answers
2k
views
FSM vs Pipeline
I am new to the world of HDL. I am currently working on implementing AES in Verilog code.
I manage the flow of my logic using varying FSMs. Given this approach I currently have to wait for the first ...
