Questions tagged [pll]
PLL is short for "Phase Locked Loop". A PLL is a circuit that is able to keep a local (voltage controlled) oscillator synchronized with an independent given signal frequency.
100
questions with no upvoted or accepted answers
4
votes
0
answers
87
views
Intermittent control signal injection clock sync
I have a big challenge in my design to overcome:
I need clock frequency accuracy of <0.2ppm with incredibly low power consumption.
What we are doing currently is, using a 3G transceiver' baseband ...
- 41
3
votes
0
answers
175
views
What is wrong with my Simulink model of a first order Delta Sigma Modulator?
I'm trying to design a Delta-Sigma Modulator for frequency synthesizer applications and am (just right now) figuring out how to properly configure a first order DSM in Simulink. I've made a few small ...
- 51
3
votes
0
answers
69
views
Can I use a PLL to generate the *phase* component of an SSB signal?
I want to use Kahn's method of Envelope Elimination and Restoration (EER) to produce a single-sideband, supressed-carrier (SSB) signal. Kahn simply clipped a low-level SSB signal, but I wonder if it ...
- 260
2
votes
0
answers
85
views
What Exactly Is Meant by a 2nd Order Phase Locked Loop?
I'm teaching myself about polyphase clock sync for demodulation of OQPSK. An article from gnuradio.org entitled "Polyphase Clock Sync" makes references to a 2nd order loop. The context seems ...
- 531
2
votes
0
answers
65
views
Best way to close GPSDO PLL digital loop?
I am trying to build a GPSDO with a holdover capability of 500us/24hs (maximum drift accumulated).
The system uses a 10MHz OCXO and it is my intention to use a microcontroller (ATMega, STM or ...
2
votes
0
answers
238
views
Problems Comparator II of this CD4046 for LTspice
I downloaded a CD4046B model from user ale_t, which can be found here:
https://www.electro-tech-online.com/threads/new-spice-model-for-cd4046b-phase-locked-loop-ic.149093/
However, the Phase ...
- 21
2
votes
1
answer
137
views
Reliability issue of HMC833 PLL
We are using an HMC833LP6GE PLL in our design for generating 122.88 MHz from a reference of 100 MHz.
We are feeding a reference signal of >5 dBm. What we are observing is that out of 10 times, if ...
- 217
2
votes
0
answers
186
views
How to interpolate phase noise curves?
I am trying to calculate the phase jitter of a transmitter. A phase noise profile is given, say:
...
- 21
2
votes
0
answers
96
views
Disadvantage of 3rd order vs 2nd order digital PLL with high C/N0?
I tried to determine the best choice between an aided 2nd order and an unaided 3rd order carrier digital PLL in a context where the \$C/N_0\$ is very high. From all aspects, the 3rd order loop seems ...
- 41
2
votes
0
answers
143
views
Design for a PLL Auto-Locking Circuit
I am looking into electrolysis efficiency using an auto-locking PLL circuit that is supposed to latch onto the resonant frequency of the electrolysis cell, a frequency determined by the inductance of ...
- 31
2
votes
0
answers
867
views
Phase Locked Loop Frequency Multiplier x 100
Can someone please help me with selecting resistors and caps.
I have a PLL set up using a CD4046BE (PC2) connected to 2 x CD4017 decade counters to enable a x100 multiplier.
My input frequency range ...
- 29
2
votes
0
answers
88
views
How to make a PLL output the phase modulo 360°?
I have made a PLL to obtain the mechanical angle encoded in quadrature sine signals (the envelope of a resolver output) ; it implements: error=in-out is approximatively equal to sin(in-out)=sin(in)cos(...
- 9,777
2
votes
0
answers
854
views
Matlab Phase Locked Loop Design : FM Demodulation
EDIT: It seems I've asked too much at once here. I'll do some more studying and come back if I have more specific questions.
I'm trying to design an analog phase locked loop in Matlab. I've read ...
- 353
2
votes
1
answer
459
views
How to generate a continuous clock from one that periodically turns off?
I have a LVDS clock signal that is gated about ever 30us. This is a MIPI D-PHY clock that switches from HS mode to LP mode when the data lanes go to LP mode (and are auto-clocked). The problem is that ...
- 121
2
votes
2
answers
325
views
PLL multiplier input output phase
I need to pass a 100MHz continous clock between an MCU and FPGA. The clock edges are aligned to various interface signals between both devices. I wonder if I can pass a submultiple of the clock like ...
- 1,815
1
vote
2
answers
60
views
How to generate a sine wave that is in phase with a generated square wave at 1MHz for lock-in amplifier?
I am building a lock in amplifier (LIA) for fluorescence lifetime measurement using off the shelf components, after going through literature, I have decided to use square wave for excitation of the ...
1
vote
0
answers
71
views
Type 2 comparator locking on ringing
I have successfully designed a 4046 IC with a phase 2 comparator locking to an external 10 MHz VCOCXO. The circuit is simple
vcoxco---->
divide by 10-->
Schmitt Trigger -->
divide by 10 -->...
- 101
1
vote
2
answers
83
views
N-counter issue ADF4001
I designed and tested a PCB with a PLL circuit. The goal is to lock on the reference signal which is a square wave. The problem I am having is that the signal of the N-counter shows no response, just ...
- 11
1
vote
0
answers
55
views
PLL Clock distribution
I am generating 40MHz clock using ADF4106 PLL Frequency Synthesizer with VCO CVCO55CL-0038-0042. I am using this 40MHz generated frequency for distribution using ADCLK846. Output power from PLL is -3....
- 217
1
vote
2
answers
166
views
High frequency BLDC control for parallel speed and position control. Looking for thoughts
I was not able to find a similar topic but am kind of stuck with my problem.
What am I doing?
I am trying to control the speed of a BLDC Motor very precisely but have to control the position of the ...
- 11
1
vote
0
answers
107
views
NE564 PLL chip operates on PCB only with loop filter pin 14 floating
This circuit has been implemented on my PCB. However, when I test this circuit (without the DRV135UA), it surprised me that the PLL works except Pin 14 of NE564D (V_PLL). At Pin 14, I did not measure ...
- 95
1
vote
0
answers
31
views
Signal path / configuration help for a PLL for AWG
In our system signal path, there is a clock signal being sent from the FPGA noted as SCLK. This goes to each component not including the MCU.
The way I understand this is that the PLL receives the ...
- 55
1
vote
0
answers
92
views
Why does the overshoot exist when transmitter turns on?
I am implementing power amp. with 16-QAM. Because of issue on power consumption, I am using time division duplex (TDD). By TDD, the power amp. turns off if the carrier wave is not needed and vice ...
1
vote
2
answers
77
views
Approach to an unknown orthogonal Beta Signal with a known alfa in single phase dq transformation
I am trying to implement a PLL controller to the MCU for tracking single phase line voltage . I get samples via an opamp circuit with a DC offset and the samples' raw values vary between |-244 , +244| ...
- 11
1
vote
1
answer
763
views
How to generate fast clock signal with MAX10 and PLL?
I'm using 10M50 FPGA to read data from a camera via MIPI-CSI2, but the clock I have on the board can't operate fast enough. So right now i'm trying to use the PLL to generate faster clock signal.
I'm ...
- 21
1
vote
2
answers
185
views
How do I find the transfer function of this op amp circuit?
This is a phase detector circuit used in PLL, the inverting input is a sinewave and there is a reference signal which is a square wave.
How would the output look like if the inputs are in phase and ...
- 11
1
vote
0
answers
81
views
Oscilloscope Phase Shift
I have a university research that i am conducting right now. My objective, as a first step, would be to phase shift an NRZ signal at high frequencies >40GHz, assuming this signal is already locked ...
- 11
1
vote
0
answers
678
views
Can someone help me in getting to know what is wrong with my Frequency multiplier circuit using 565?
I just learned the working of NE565 and I tried to simulate a Frequency as multiplier using 565 in Proteus , but I don't know why PIN 4 of my NE565 is not giving any output . Its coming plane blank in ...
- 73
1
vote
0
answers
73
views
Phase noise of a digital PLL
I assume the reader is aware of how a DPLL works.
The DPLL oscillates with a frequency of \$F_{out}\$.
The DCO free running frequency is \$F_{free}\$.
In the model of our DPLL we've only considered ...
- 1,784
1
vote
0
answers
129
views
Common symbol for PLL
Is there a common symbol for PLLs, either for schematics or functional diagrams?
I need a symbol which would be easily recognized as a PLL, without having to draw the phase comparator, loop filter, ...
- 3,866
1
vote
0
answers
68
views
PLL with two input frequency within lock range for FM demodulation
I have current output from a photodiode which I believe containing at least two distinct frequencies that is not too far apart from the lock range of a PLL which taking this current as the input ...
- 113
1
vote
0
answers
74
views
Derivation of stability criterion for type 3 digital PLL
Could anyone help to derive the following expression (4.23) which is the stability criterion for type 3 digital PLL ?
Note: Screenshots are taken from Floyd Gardner's book : Phaselock Techniques 3rd ...
- 497
1
vote
1
answer
147
views
PLL : conceptual confusion
In the PLL it is said that Capture range is the frequency from which the PLL starts functioning and Locked range is the frequency where the output of VCO is equal to that of reference oscillator ...
- 93
1
vote
0
answers
146
views
Phase Locked Loop Gain Design- FM Demodulation
Say I am trying to demodulate a message up to 25kHz in frequency, with a peak frequency deviation of 75kHz and a carrier of 1MHz, implying a 200kHz bandwidth using carsons rule.
Would I design the ...
- 353
1
vote
0
answers
185
views
closed loop zero in second order PLL with a proportional-integral filter
Why does the closed-loop zero in second-order PLL with a PI filter enhance the phase noise near PLL bandwidth frequency? I know that it enhances the phase margin but i can't find the logic behind why ...
- 103
1
vote
0
answers
281
views
pragma directives to set frequency for dsPIC33
currently I set the frequency of my dsPIC33EV with following code:
...
- 123
1
vote
0
answers
146
views
TDF transmitter to arduino
1) I have a project to build a time clock based on the TDF signal on 162kHz, from Allouis, France. The time coding is similar to DCF-77 so I will send it to an Arduino with proper code. I managed to ...
- 111
1
vote
0
answers
104
views
HD-SDI monitor locks-unlocks
I have an SD/HD/3G-SDI output driven by a LMH0303, pretty much stock standard application circuit straight out of the datasheet.
The SDI datastream is generated by an XC7K70T FPGA, so I have great ...
- 91
1
vote
0
answers
73
views
Digital PLL reference noise rejection
I have a fully digital implementation of a PLL.
The problem that I have is the white noise coming from the PFD (you can view it as input jitter). I would like to filter it a lot, but an implementation ...
- 11
1
vote
0
answers
115
views
RF frequency synthesis - how low power can I reasonably go?
I'm an undergrad working on the analog frontend for a student-developed cube satellite. After looking at the options, I've decided to use the CML Microcircuits CMX994 for the receiver and the CMX998 ...
- 3,764
1
vote
0
answers
132
views
Disciplining a TCXO from a broadcast reference source
In the UK (and much of europe), a broadcast time and frequency reference is available in the form of the MST radio time signal. This is broadcast using on-off keying on a frequency of 60 kilohertz, to ...
- 7,739
1
vote
0
answers
420
views
Frequency locked loop for input jitter rejection
I have an application where I want to multiply from a xtal oscillator
at 32KHz to a system clock of 40MHz. A standard PLL isn't going to do the
job, because the 32KHz jitter is measured in ns. Since ...
1
vote
0
answers
2k
views
stm32f2xx HSI configuration does not work correctly
I'm using below settings (in SystemInit function) to configure a STM32F215RG MCU to work at maximum speed (120MHZ) with USB support:
...
- 223
1
vote
2
answers
173
views
Doubt about Phase Locked Loop
How is it possible that the Signal Output will have the same frequencies as the Reference Signal?\$f_1\$, Frequency of the Reference Signal;\$f_2\$, Frequency of the VCO.
Let's assume that \$f_1>...
- 49
0
votes
0
answers
19
views
finding PID coefficient for my PLL system
I have a feedback loop as shown below,We are fixing the noisy YIG with a cavity resonator and feedback.(shown in the attached paper and diagram below).
the phase difference between the signal is ...
- 1
0
votes
2
answers
16
views
Debugging PLL STW81200TR not locking
I need a bit of debugging help with SWT81200 PLL that I am using on my custom designed PCB. I am able to configure registers through SPI communication, but the problem is that I am not able to achieve ...
0
votes
0
answers
88
views
How to synthetize a 10 kHz signal from 1 Hz analogically
I would like to synthesize a 1 Hz signal to a 10 kHz one without using MCU or related DPLLs.
Anyone has a schematic example? I found this reference schematic on Art of Electronics.
Would that suit (...
- 101
0
votes
0
answers
22
views
How to find the direction of phase difference of sine signals using multiplier phase detector?
I am using a multiplier phase detector like here 1to find the phase difference between two phase shifted sine signals, and I got the value of magnitude but how to find if the signal 2 is leading/...
- 135
0
votes
0
answers
25
views
Calculating AC-Coupled input current
I'm using an SDR which uses and ADF4002-based PLL with its REFIN input AC-coupled via a 0.1 uF capacitor to an external input. I'd like to connect an external reference clock to it, but I'm unsure how ...
- 101
0
votes
1
answer
114
views
About PLL input frequency
I am working on a PLL design. I am at the research stage now. I am confused about the PLL input frequency range.
This frequency has to remain constant. If this input frequency stays constant, how can ...
