The Stack Overflow podcast is back! Listen to an interview with our new CEO.

Questions tagged [pmos]

A p-channel metal-oxide semiconductor (pMOS) transistor which has has p-type carriers used in the channel. The channel is established by a negative voltage on the gate which inverts the substrate (NWell) under the gate which turns the device on. The term may also be used to describe logic circuits built around pMOS transistors.

Filter by
Sorted by
Tagged with
0
votes
1answer
40 views

Parking Light And Signal light with same LED using MOSFETS

I have a project where I have an existing 12v parking light and I want to also have the turn signal use the same light. I've constructed a circuit using 2x NMOS and 1x PMOS. I think it will work and ...
2
votes
2answers
73 views

Reverse-polarity protection P-channel MOSFET

There are many ways one can build a reverse-polarity protection circuit. Using diodes, Shottky diodes, n-MOS in the return path and using a P-channel MOSFET on the positive side of the circuit. My ...
1
vote
0answers
48 views

PMOS Load Switch Circuit issue

I'm working on a load switch circuit that drives a capacitive load of 1000 uF and a GaN transistor in parallel. The schematic of the circuit is attached. The input voltage is 50 V and the ...
0
votes
1answer
39 views

Back-to-Back PMOS high power dissipation

I have created a circuit in LTspice to switch between two power sources (10s Li-Ion batteries). V1 and V3 resemble the power sources which vary from 30-42V. V2 and V3 are output pins of an µC. R3 is ...
0
votes
1answer
35 views

Deriving PU / PD given a sketch of a PMOS

For the PMOS given below I can derive the function f, such that f inverted in its variables corresponds to the expression of PMOS(f) and f inverted equals NMOS(f). For this specific problem I have ...
0
votes
1answer
62 views

Why nMOS transistors use 'Head' current source and pMOS transistors use 'Tail' current source as their load?

Here I am taking an example of common source configuration(refer figure). Generally head current source is used as load with nMOS and tail cuurent source with pMOS. Why can't be this other way around? ...
0
votes
4answers
110 views

high side switch using NMOS

I'd like to dim an ordinary 3-pin PC fan with a 3.3V-PWM at its 12V power supply pin. As I also need to measure the tachometer signal within a 3.3V logic level circuitry I'd like to switch the fan on ...
0
votes
2answers
50 views

Mosfet on or off

When do we say that a nMOS or pMOS is "on" or "off"? Are there any voltages across terminals we should be looking for?
0
votes
1answer
28 views

How to set extra source and drain pins in PMOS power chip

I am using the FDS4685 chip here: https://www.onsemi.com/pub/Collateral/FDS4685-D.PDF It has 4 drain and 3 source pins which I haven't seen before. I only need 1 source and 1 drain, how do I ...
0
votes
0answers
43 views

Calculation on gate charging [duplicate]

I would like to calculate the response time of the PMOS cicruit in this ciruit. But I have some troubles about the gate charging. I'm trying to use this: https://www.vishay.com/docs/73217/an608a.pdf ...
0
votes
1answer
74 views

How to calulate mosfet response time with load?

I would like to calculate the response time of a PMOS circuit and of the circuit Could you tell me how to do it? I'm using this transitor. https://www.infineon.com/dgdl/Infineon-IRFR6215-DS-v01_02-...
0
votes
1answer
88 views

Drawback of using Schottky Diode to lower MOSFET threshold voltage?

I am considering using Schottky diode to lower PMOS's Vth as the following diagram: As the current extracted from Schottky diode is small enough to provide 0.3-0.4V voltage drop, PMOS's threshold ...
0
votes
2answers
58 views

voltage divider driving PMOS with slow turn-off time

I have a voltage divider that is driving the gate of a high side PMOS switch. The voltage divider turns the PMOS on once the NMOS is turned on by a 5v logic controller. The PMOS turns on ...
0
votes
2answers
36 views

Contact on substrate of a MOSFET

Why do we want to have an ohmic contact on a substrate terminal of mosfet? What would happen if we used schottky contact instead?
0
votes
1answer
43 views

Voltage drop at gate of pmos (or nmos)

Sorry if this question has been asked before, I've tried looking through google and Stack Exchange and I can't seem to find the answer. Resistors on the gate (R3 on the picture) are usually in the K ...
0
votes
1answer
49 views

PMOS device in low-side switch

For most low-side switches I've seen, an NMOS device is used. I am wondering, is it not possible to use a PMOS device in a low-side switch?
0
votes
1answer
105 views

Multiplexed LED column driver MOSFET doesn't fully turn off without a resistor parallel to the LEDS

I have a board with a 16x10 led matrix. The columns are switched with DMG9933 Dual P mosfets. The rows are driven with a constant current led driver ST STP16CPC26 (similar to TI TLC5956) I noticed ...
0
votes
1answer
76 views

Circuit to save one battery when another battery is present

I have a battery powered system and I want to preserve the test batteries during setup and calibration. I want the system to use the setup batteries if they are present and use the test batteries if ...
0
votes
0answers
30 views

Understanding PMOS's and NMOS's

The problem says solve assuming VI = 0, +2.5V, and -2.5V. I know that if VI = -2.5V the MOSFET's are in cutoff and that VDS = 0. and IDP and IDN will = 0, but would V0 also = 0? If VI = 0 the ...
0
votes
1answer
47 views

Bandwidth of voltage divider with PMOS switch

Planning to measure (varying under switching e-bike load) voltage from a battery. To step down the voltage panning to use a voltage divider and buffer the output to an ADC via an op-amp. To ...
1
vote
1answer
165 views

What is the effect on propagation delay when we have a CMOS circuit with multiple transistors connected in series?

How does the fact that in a series connection of two or more transistors only one is connected directly to gnd (in case of nmos transistors) or vdd (in case of pmos transistors) effect the change of ...
0
votes
2answers
94 views

nanoPower comparator driving MOSFET not providing expected output

I built the following circuit to charge a large capacitor from a low power source before switching the load: simulate this circuit – Schematic created using CircuitLab MAX9064, MCH3484, ...
0
votes
0answers
24 views

Output voltage for pmos with Vt= -0.8

simulate this circuit – Schematic created using CircuitLab What is VX? I am having confusion between 2.8 V or 3 V. Thank you for your help.
0
votes
2answers
124 views

Op amp with pmos

simulate this circuit – Schematic created using CircuitLab What is the gain (Vout/Vin) for the schematic?
0
votes
0answers
21 views

Mixing Reverse Polarity Protection PMOS with a Piezo Element

I have a circuit that powers some leds when vibrations are detected. I am trying to integrate a PMOS for reverse polarity battery protection. When the PMOS is present the circuit simulation fails as ...
1
vote
0answers
38 views

PMOS Drain-Source Short at Turn-On

In the attached image, without C1 & C2 (used only as de-cap) mounted, when 24V is given at TP1 and nMOS (Q1) is turned ON, the circuit works fine and I get 24 V at TP3. But when C1 & C2 are ...
1
vote
1answer
110 views

Calculating resistors for an optocoupler controlling a pmos

I want to use a pmos (SI7157DP-T1-GE3, datasheet) as switch - controlled by an optocoupler (TLP291(V4GBTP,SE, datasheet) which is controlled by a teensy 3.6 (3V3 output voltage). Now I'm calculating ...
0
votes
0answers
77 views

Design Vbat system with PMOS to keep RTC

Since I'm using an MCU without internal Vbat system (STM32L0 series), I've read the "How to design a Vbat on STM32L0/L1 series" from STMicroelectronics to keep the internal RTC. I would like to ...
0
votes
0answers
42 views

CMOS Inverter output for a given transfer characteristics

I have tried solving the below CMOS problem with a given transfer characteristics but my answer is wrong. Answer should be 0.25. Could someone please point out where I went wrong ?
0
votes
0answers
159 views

LTSPICE Model Parameters of P-MOSFET

I am trying to simulate a circuit including TSM500P02CX P-MOSFET. The manufacturer of the MOSFET doesn't provide SPICE Model, so ...
-1
votes
3answers
251 views

Reverse Current Protection using two PMOS in back to back configuration

I am working on a circuit that needs reverse current protection. Back to back mosfet configuration has been suggested by many people, and it seems to make sense at the beginning. But after I built my ...
0
votes
2answers
72 views

How to calculate the maximal temperature of a transistor

let's assume I have this transistor (IRFR640): https://www.infineon.com/dgdl/Infineon-IRFR6215-DS-v01_02-EN.pdf?fileId=5546d462533600a40153563595592114 $$R_{DS(ON)} =0,295 \Omega $$ $$V_{max} = -150V$...
0
votes
2answers
254 views

TSMC model for lt spice simulation [closed]

From where to download the tsmc model file for nmos(slow,fast,typical) and pmos (slow,fast,typical)?
0
votes
1answer
220 views

Difference between body, bulk and substrate?

I have a pretty fundamental question related MOSFET devices. I am confused about whether the terms body, bulk and substrate are all just names for the same thing or are there actually some differences ...
0
votes
1answer
136 views

LTSpice - PMOS Gate not turning on

My question is why is the M2 PMOS FET not turning on when Vchrg_ctrl is LOW? My problem is Vload never goes high to charge the Capacitor C1. I think I am missing something very silly here. Thank you ...
0
votes
2answers
76 views

P-Mos switch high side

I'm trying to switch P-Mos given that: Vcc > Vgs max Enable_output is 0V or 3V I'm switching both GND and VCC on purpose. 4. 8.4VR at 2uA ! The questions: When Q2 is off, what is Vgs at Qsp1? Is ...
1
vote
0answers
72 views

Common Source with Active Load

I'm trying to design this circuit using gm/Id method. I am already able to achieve the desired GBWP and Gain (this is just a simple example so I'm just trying to achieve both) but I'm having trouble ...
0
votes
1answer
125 views

NMOS/PMOS Transit Frequency

I found this video which shows how to plot the transit frequency in Cadence Virtuoso. But on another site, instead of using c_gg, the capacitance used was c_gs+c_gd for the ft equation. Which is ...
0
votes
2answers
140 views

Wiring of body terminal in a network of MOSFET switches

I am trying to design a set of switches in a cmos design. The switches are supposed to control a number of capacitors and I want to implement them as single NMOS or PMOS transistors. Based on my ...
0
votes
1answer
61 views

Inversion Region

If one transistor in a circuit (say common source with active load) operate at the strong inversion region, should the rest of the transistor also operate on that same region? Or will it depend?
8
votes
2answers
2k views

Why do we use a CMOS for inverting a circuit when the PMOS already achieves that?

The output in a PMOS is as follows: I/P O/P 0 1 1 0 Why can't I just use this instead of using a CMOS for inverting logic? (Please ...
0
votes
1answer
86 views

Advantages/Disadvantages of high/low transconductance efficiency (gm/Id) of NMOS/PMOS

From here, it's said that a higher gm/Id results in lower current consumption (which is usually preferred in low power operation) But what other effects does a high gm/Id have? Will it have other ...
0
votes
1answer
127 views

NMOS/PMOS Saturation

If I recall correctly, saturation occurs if \$V_{GS}>V_{TH}\$ and \$V_{DS}>V_{Dsat}\$ for NMOS. But is there an upper limit for the voltage? Like, when does a transistor not saturate after ...
1
vote
2answers
118 views

Understanding Vgs absolute value

If a P-channel MOSFET have absolute maximum values: VDSS = -60 V Vgs = +/-20 V "refering to high switch side": Does this means we cannot switch the MOSFET by the gate driver that ties the gate to ...
0
votes
2answers
107 views

Resistor or no resistor between this IC and the pmos GATE?

I'm using this IC (https://www2.mouser.com/datasheet/2/609/ADM1270-878589.pdf). This IC controls the GATE of a pmos. I'm thinking about using this MOSFET (https://www2.mouser.com/datasheet/2/389/...
0
votes
2answers
118 views

How long do I have before my sensitive components get fried?

I'm using this IC (https://www2.mouser.com/datasheet/2/609/ADM1270-878589.pdf) to control the current and the voltage on some of the outputs of a PCB that controls the power to other PCBs, which have ...
0
votes
1answer
42 views

What would happen if there is no ground in a PMOS inverter?

I understand why when there is a ground you need a resistor or an NMOS but what if there were no ground at all and simply A goes high, B is 0, A goes low, current flows from VDD to B through the p ...
0
votes
1answer
321 views

Small signal equivalent circuit - MOSFET

Let's consider the following amplifier circuit: Now, if we would analyze small signal operation, we could represent the circuit with small signal equivalent: The part that bothers me is the PMOS ...
0
votes
2answers
83 views

P MOSFET turning on before gate threshold

I was simulating a P MOSFET, and for turning a P MOSFET on we need gate to Source voltage less then its threshold voltage. as per below simulation circuit at start VGS= 0, then there is no way mosfet ...
0
votes
1answer
651 views

Why are my p-channel mosfets cutting off in LTSpice even though Vgs is negative?

I'm running into a weird bug. Part of me thinks that it's LTSpice that's wrong, but that seems unlikely. I'm working on the circuit below, to be able to switch between feeding my voltage regulator ...