Questions tagged [processor]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
24
votes
4answers
5k views

Why do CPU's typically connect to only one bus?

I found a motherboard architecture here: This looks to be the typical layout of motherboards. EDIT: Well, apparently it's not so typical anymore. Why does the CPU connect to only 1 bus? That front-...
19
votes
6answers
3k views

Identify processor type from raw binary code?

Not really related to chips, but hopefully I'll get some directions to follow from here. I got a chunk of code, but I don't know what processor it intended for. Are there tools available that can ...
16
votes
4answers
534 views

Why does working processors harder use more electrical power?

Back in the mists of time when I started coding, at least as far as I'm aware, processors all used a fixed amount of power. There was no such thing as a processor being "idle". These days there are ...
10
votes
4answers
4k views

Where are registers and what do they look like?

I racked my brain through my comp-arch class and reread wiki’s article on hardware registers (they’re flip-flops, I get that), but one year later and I still don’t understand what a register ...
10
votes
3answers
8k views

What is flash memory wait states?

I'm using a freescale PowerPC microcontroller. In the flash memory module in the datasheet, the number of "wait states of the flash memory access" is configurable. The following is the part of the ...
9
votes
5answers
3k views

In a CPU, does the speed of a calculation affect the heat generated?

Take as an example a CPU that is capable of changing its clock speed, like a modern computer CPU (Intel, AMD, whatever). When it does a certain calculation at a particular clock speed, does it ...
8
votes
2answers
3k views

What are the typical uses for a soft-processor such as MicroBlaze?

I know that the FPGA-DSP combination is typically used for high-end power electronics/ultrasound/MRI/etc. Is it possible for the soft-processor to fully replace the DSP even on lower-end FPGAs such ...
6
votes
5answers
3k views

Why are smartphones and tablets ARM based?

Why don't these devices use Intel processors like laptops do? Why are they restricted to ARM? Also for Windows 8, do they want ARM just for tablets and smartphones or is it also for laptops/desktops ...
6
votes
2answers
318 views

How do hybrid electronic systems work?

In hybrid systems, we can have DSPs, FPGAs, General purpose processors, etc on the same system operating together on the same application. How are the tasks distributed among them, and which unit ...
6
votes
2answers
3k views

Processor with hardware camera interface port?

I was looking for a processor to interface to the DVP port of a 5MP CMOS camera module. I could possibly write the software for doing this but I've heard that many processors have a hardware camera ...
5
votes
5answers
4k views

Why does a processor overclock faster when cooled with liquid nitrogen?

Why does a processor overclock faster when cooled with liquid nitrogen? Also, is the inverse the reason why the processor slows down when it get's hot? I'm specifically interested in Intel processors....
5
votes
3answers
2k views

Difference between Micro-Operations in RISC and CISC processors

I've read that the modern Intel processors use the CISC instructions on the top, which are converted into RISC-like simpler instructions in the form of Micro-Operations at the back-end. So if Intel ...
5
votes
1answer
387 views

Jumping from microcontroller to DSPs

I have been using microcontroller like ARM Cortex M4 32bit based microcontrollers. Now I am thinking to move towards DSPs, but I really don't know how things work in Processors and DSPs, I mean in ...
4
votes
5answers
2k views

How do you design processors / microprocessor [ not broad ]

Apologies for this vague title, but my question is a little specific. I have two concerns : During my digital electronics class, I was told that the design of the processor is first carried on an ...
4
votes
4answers
323 views

Embedded processors gate length

New Intel and AMD processor feature processors with 14-22nm gate lengths, and this information is widely available. However, when it comes to microprocessors (PIC, ATMEGA) I have not been able to find ...
4
votes
1answer
113 views

SD Comms Resetting Processor

I have implemented an SD/FAT combination on a Renesas RL78/G13 processor. The SD card is being driven using SPI. The code has been proven to work on two custom target boards using a 2GB card - the SD ...
4
votes
1answer
545 views

Inside a CPU, what happens in a single clock cycle?

In grossly simplified terms, a processor calculates 1 instruction in a single clock cycle. But what does that even mean? If a processor is a bunch of transistors, is 1 clock cycle simply 1 state ...
4
votes
1answer
324 views

Processor - L1 Data cache interface

Sorry if the following looks like a very specialized (or programming) question, but I'm hoping there are people on this forum who have done VHDL/Verilog modeling, and might be able to answer: I'm ...
3
votes
2answers
2k views

Do multi-core processors reduce power consumption?

I have been reading some tutorials about power consumption on parallelized system. I have been following this tutorial. Tim Mattson (Intel): Introduction to OpenMP: 02 part 1 Module 1, YouTube At ...
3
votes
1answer
134 views

Finding specifications for digital signal processors (DSPs) for given audio application [closed]

I'm finding difficulties choosing an adequate processor solution for my application from my null experience with DSP: 8ch 24-bit @11025Hz I2S TDM Input Beamforming + ASNR MSS Multi-source selection ...
3
votes
2answers
208 views

PowerPC Interrupt Vector 0xfff00800

This is a long shot, and may come under fire as not being EE-enough of a question for this site, but what conditions will result in a PowerPC processor (e.g. Freescale 7448) taking a jump to address ...
3
votes
1answer
2k views

Cache. MESI protocol for multilevel cache in Intel processors

Now I'm trying to simulate the performance of Intel CORE 2 Duo processor (but I'll be very pleased with information about any other multi-core Intel processor) and it's work with the computer memory. ...
2
votes
2answers
2k views

Are there 8 bit ARM processors?

Is there anything below 32-bits for an ARM processor? I was wondering if there is or ever was an 8-bit ARM processor. I've searched but not seen any and so it seems that ARM processors are either 32 ...
2
votes
2answers
2k views

Arm mode and Thumb mode makes the PC's bit 0

The ARM and Thumb modes are word-aligned and halfword-aligned. I understand this means that if it's in ARM mode, the start of addresses must be divisible by 32, and if it's in Thumb mode it has to be ...
2
votes
1answer
858 views

Verilog, register values

For learning purposes, I am trying to implement a very simple processor in verilog. The idea is that every clock cycle the machine either fetches the next 4 instructions from memory (each instruction ...
2
votes
2answers
213 views

External CPU design

Apologies if this is a dumb question. I don't have any training in electrical engineering, so I can't gauge for myself how ridiculous this sounds. Would it be possible to modify a commercial CPU so ...
2
votes
1answer
2k views

How many stall cycles resulted by incorrectly predicted branch in instruction pipelining

I have been solving following exercise problem from book Computer Organization by Patterson and Hennessy: The importance of having a good branch predictor depends on how often conditional branches ...
2
votes
1answer
323 views

Multiple Cores vs Single Core Power Efficiency Equations

I was searching for OpenMP tutorials and I came up a video that showed some simple equations that promotes multiple core hierarchies against single core ones. The equations used are Capacitance = ...
2
votes
1answer
252 views

Need a device to calculate the FFT more than 100 times per second (my scope is maxed out at 10hz)

I'm writing some Python code which retrieves the FFT data that is generated in my Rigol DS1102E oscilloscope via its USB connection. My trouble is that no matter what time scale I set, I get no more ...
2
votes
0answers
21 views

how work with TCD1304 AP ccd line sensor

hello every one for a project i need to work with a line sensor TCD1304 AP . here it's the data sheet link http://www.spectronicdevices.com/pdf/TCD1304AP.pdf i don't know what's the exactly protocol ...
1
vote
1answer
2k views

Why does Intel produce core i3, core i5 and core i7 processors; but not core i2, core i4 or core i6 processors? [closed]

Why does Intel produce core i3, core i5 and core i7 processors; but not core i2, core i4 or core i6 processors? What is the reason behind this?
1
vote
3answers
604 views

Why do electromechanical relay computers tend to use higher voltages?

So I am contemplating building a relay computer. And I have not seen any information on why one would select one voltage over another. It seems that it would be ideal to use 5V relays as that is ...
1
vote
4answers
2k views

Is Micro-processor completely Digital?

I read about different parts of micro-processor like ALU, registers etc. all different digital parts. Are there any analog parts inside the processor?
1
vote
1answer
2k views

Micro processor logic gates

Where to get a logic level diagram for a processor , preferably intel 4004. i have block diagrams but want it to know more at logic level then transistor level.
1
vote
1answer
58 views

confusion understanding a processor?

As shown highlighted in attached photo,In case of 6713 dsp,during each clock cycle, up to eight instructions can be carried out in parallel Does this happen in case of every processor that multiple ...
1
vote
3answers
330 views

Computer architecture why is MemRead used?

Why is a control signal MemRead needed for the Data Memory element if whenever the output Read Data is not desired it will be multiplexed out via MemtoReg? Wouldn't having MemRead always enabled ...
1
vote
2answers
164 views

Multi-core processor and Real Time [closed]

Is it a good idea to design a real time system on a multicore processor? Task's execution time isn't determinist in these kind of processor because of core management. This makes scheduler's ...
1
vote
1answer
1k views

Why can't I print integer using Nios?

So, my goal is to print (on the standard output) a number using a Nios II system on a FPGA Cyclone II Altera. MY STEPS: 1) I created the following Nios II system with the Qsys tool (Quartus II): (...
1
vote
2answers
2k views

How do I operate a tuner of digital satellite receiver using a microcontroller?

I want to operate this tuner of my digital satellite receiver. This is the tuner: They wrote some numbers and words around of the tuner: and the name and model of the receiver is "DigiStar D600 ...
1
vote
2answers
101 views

State of mutli-cycle processor during execution of instruction

I was reading something about single-cycle and multi-cycle processors and I have (it seems to be) banal question: how does multi-cycle (that doesn't have pararell pipeline) processor save its state so ...
1
vote
3answers
208 views

Effect of doubling clock frequency on computer performance

If we double the clock frequency of a CPU, does that translate to a doubling of the CPU performance? Assuming that the number of instructions and CPI are constant, we have an inverse relationship ...
1
vote
2answers
529 views

Where can I find the definition of SMI, SCI pins on a CPU?

I am trying to understand the SMI (System Management Interrupt) and SCI (System Control Interrupt) in IA32 architecture. According to this thread, it seems a CPU should have dedicated pins for SMI ...
1
vote
1answer
1k views

What is the exact type of oil used in immersion cooling of electronic devices such as processors?

I am looking for cooling solutions for a data center with low PUE. I can see that there is an immersion cooling option which uses a very specific oil based liquid that is non conductive but can ...
1
vote
2answers
1k views

How a multicore processor is initialized? [closed]

Is there any general protocol or algorithm to start a multicore processor? If so, how it works?
1
vote
1answer
2k views

What are the prerequisites to make a PCB design with processor and other ICs interfaced?

What all is needed (in knowledge and software) to make a small pcb design interfacing processor and external memory and other ICs? Is it possible to make such a thing virtually and give it to a ...
1
vote
1answer
2k views

Building multiprocessor motherboard

I would like to build a multi processor motherboard using ARM processors (e.g. the ARM Cortex A8 or A9 or others as well), for low-power computing. Is this possible ? I mean interconnecting the ...
1
vote
1answer
358 views

Using a high frequency LPDDR3 RAM with a lower RAM frequency supported Processor

I'm designing a board with Allwinner A64 processor and i'm confused in choosing the proper RAM. the SDRAM controller characteristics of the processor is listed as follows: Compatible with JEDEC ...
1
vote
1answer
102 views

Estimating processing power required

I am currently in a computer engineering class and I have been asked to design a product that can guide blind people. In my fictitious product I am going to implement a module to detect distances (a ...
1
vote
1answer
66 views

Analog Blackfin Processor Silicon Revision issue [closed]

Recently we got a large batch of ADSP-BF5346s that say they are Silicon Rev 3 but internally read as Rev 2. Is there a way for me to determine the Silicon Revision number on the rest of the shipment ...
1
vote
1answer
288 views

Understanding execution of sequence of pipeline instructions

I need help in understanding the solution from solution manual. The question is from the exercise 4.22.2 of chapter 4 in the book Computer Organization and Design by Patterson and Hannessey (4th ...