Questions tagged [programmable-logic]

Programmable digital logic devices include FPGAs, CPLDs, and older devices such as GALs and PALs. Programmable logic enables flexibly implementing complex digital functions in a single chip, from a few gates of glue logic to entire microprocessors or complex signal processing systems.

0
votes
4answers
61 views

AC-Coupling on Composite video

Many sources say that composite video input should be AC-coupled. Voltage levels for blank, black and white signal are also specified. How is it possible to detect these voltage levels after AC ...
0
votes
3answers
75 views

On-the-fly routing of digital and analog signals using unbuffered analog crosspoint arrays?

The issue I have is strongly related to a question which was asked over here. Unfortunately I did not find the answer I was looking for. Digging a bit more I've came across a class of IC's named ...
2
votes
2answers
708 views

CPLD based Pierce oscillator

I want to make a clock generator for Altera EPM240T100C5N using the CPLD itself as a Pierce oscillator. This CPLD has Schmitt trigger inputs so I guess this should be possible. What I`m not sure about ...
1
vote
1answer
79 views

Naming of PLA and PAL

I am studying the Programmable Logic Array (PLA) and Programmable Array Logic (PAL). I understood every detail I found about them including the implementation and difference between them. But I have a ...
0
votes
1answer
102 views

PLDs, DSPs, MCUs, MPUs and SoCs Typical Application [closed]

PLDs, DSPs, MCUs, MPUs and SoCs are all embedded devices, they can be programmed / configured to achieve a specific application. I've worked with MCUs and FPGAs in the past and realized that they are ...
0
votes
2answers
54 views

percision timing ratio of multiple lights blinking with different durations and intervals

I'm learning a lot of this as I go, my background is mostly in programming. I'm trying to setup a timing circuit for two sets of lights going into a model, and am trying to determine the best way to ...
3
votes
1answer
54 views

Orientation of switching elements in PLA

In a PLA, the switching elements in the wired-OR array are oriented as shown on the right of the figure (from Fundamentals of Logic Design, Roth/Kinney, 6th Ed, p.264). A logic 1 current appears to ...
0
votes
0answers
431 views

What's the difference between PLA and PAL logic devices? Is there one?

I've seen both PAL (which I understand is Programmable Array Logic) and PLA (I don't know what this one stands for. Programmable Logic Array?) used to refer to certain types of programmable logic ...
0
votes
0answers
42 views

How to get minimum product of expression in Combinational Circuit Design (PLA)

I've been answering an assignment where the problem is design a combinational circuit design using programmable logic array (PLA) Here's the problem: F1 (A, B, C) = π(0,1,2,4) F2 (A, B, C) = π(1,...
0
votes
0answers
18 views

Voltage applying to cpld I/O pin while VCCio isn't connected

I have a pcb based around a coolrunner II cpld . My problem is as follows. An other ic generated at it's output a logic '1' (around 3.5V ) and the signal was driven to an input pin of the cpld while ...
2
votes
1answer
216 views

Logic Design simple door security system with using MUX

I draw the cicuit without using any MUX. But my project says I need to use 4x1 MUXs and I couldn't find where to use 4x1 MUXs. I tried put MUX of each output but this was very pointless, no need to ...
1
vote
1answer
105 views

Are there CPLD / FPGA toolchains and workflows that bypass vendor IDEs? [duplicate]

Custom programming for FPGA boards is a similar and helpful question for any with the same as this, but they are different. In that thread they discuss custom options and building their own. This ...
0
votes
1answer
33 views

Input impedance of input pin from Xilinx CoolRunner II CPLD

Is the effective resistance mentioned in the image the input resistance for the CPLD pins? I am using Vccio at 3.3 V. (Image is from Xilinx CPLD IO guide application note).
1
vote
1answer
50 views

Resistors for xilinx coolrunner ii cpld pcb

I am making a pcb which contains among others a coolrunner ii cpld . I will programm the CPLD through jtag from a digilent cpld development board . I read in a xilinx application note that pull-up ...
0
votes
1answer
88 views

Implementing a simple counter using VHDL

Hi I'm trying to implement a counter with external control. I'm kinda new to VHDL and I keep getting syntax error for the following code. Can someone help me understand why there's an error here? <...
0
votes
1answer
76 views

How to have an in-system check in an FPGA based system that it has been reset?

I have a system based on Altera's MAX10 device that is doing the following tasks: receives the data and stores it on an on-chip flash memory only once. reads all the data from on-chip flash, stores ...
3
votes
3answers
644 views

How do you cast an integer as a time in VHDL?

For the purposes of simplifying a test bench, I would like to set various delays by changing numerical values at the top of the file. I'd like to do something like: ...
3
votes
4answers
373 views

Can an EPROM be “refreshed” without UV erasing?

I have lots of AM27C512 65k x 8b EPROMS (with the UV window) which are quite old (1980's.) Using a Xeltek SuperPro 3000U, most can still be read and verified. A few have failed outright and were ...
3
votes
2answers
112 views

Why do ICs need a specific power down sequence?

When powering down a board, for ICs that have multiple supply voltage rails, why do they need a specific power down sequence? Typically in complex motherboards, there is a CPLD doing the job of this ...
1
vote
3answers
367 views

True 5V CPLD other than PIC/Altera ATF150*?

Are there any True 5V CPLD's families still in manufacturing other than PIC/Atmel ATF150*? I am talking not just "5V tolerant IO", but rather ones with 5V VCCIO, able to drive 5V loads without ...
0
votes
0answers
48 views

Using generic tools to program ATF150X series CPLDs from a JEDEC file (understanding JTAG details)

I have a number of ATF1504 44 pin PLCC CPLD devices. I can design for them without a problem to get a JEDEC file. I want to program them via the JTAG ISP interface which has the same pinout as the ...
0
votes
1answer
52 views

Including and extra product term on same chip in a PAL implemntaion

To implement a circuit we have a PAL requirement 4-input,4-output,(2,2,2,2) product terms.We are using a chip with 8 inputs,8 outputs(4 reg, 4non reg)(2,2,2,2,2,2,2,2). But it happened that we made a ...
0
votes
1answer
535 views

Verilog - connecting multiple bidirectional buses

I've been designing a retro computer in verilog as an exercise and so far have a simple 8-bit CPU that communicates directly with a single RAM chip via a bidirectional data port. This works great in ...
1
vote
1answer
34 views

Can I estimate what CPLD I need?

I'm planning to design a driver for VGA connectors, and for testing purposes I have an evaluation board of one CPLD. Concretely, the board is the Digilent's CoolRunner-II with the Xilinx's XC2C256 ...
1
vote
1answer
55 views

register enable line usage in `case` block (verilog synthesis for altera cpld)

I have the following in a verilog design aimed at an altera CPLD (currently targeting EPM240, although the target device isn't set in stone): ...
0
votes
2answers
132 views

7 segment display for hexadecimal numbers using PLAs

I'm trying to design 7 segment display for single digit hexadecimal numbers using PLAs but I am getting more than 16 product terms .If I implement using PROM it uses exactly 16 product terms(all min-...
2
votes
1answer
203 views

How can I program GALs on a shoestring budget?

GALs may be obsolete technology, but they're still readily available, and are dirt cheap. For a hobbyist like myself, they're ideal for small projects that need something a little faster than a low ...
1
vote
1answer
306 views

MAX10 .pof file issue, quartus II and usb blaster

After a MAX10 board revision. When programming the MAX10 with .pof, the MAX10 board do not start when power-on or after .pof programming is completed. However, normal operation is achieved when ...
0
votes
1answer
116 views

Create a low frequency oscillator with CPLD TTL input and output

I have 2 available pins on a CPLD which is a 5V TTL device (ATF750C-10PU). The inputs are just regular logic not Schmitt trigger. One pin is an output, while the other is an input. I would like to ...
0
votes
3answers
132 views

Low risk entry into CPLD/FPGA design? [closed]

I have a possible project coming up that looks like it needs a small amount of digital logic (to generate some synchronous timing/control signals). Speed is not that high, in the low megahertz. My ...
0
votes
2answers
100 views

Line remapping using a CPLD

On the product I am designing, I have an input connector of 60 lines and an output connector of 32 lines. The input can be connected to different outside products and then the lines can be mixed, so ...
0
votes
1answer
55 views

Interfacing a temperature sensor with PLD without implementing SPI/I2C bus

Are there any temperature sensors which can be interfaced with PLDs without having to implement a SPI/I2C bus at the PLD end. I am looking for something which can be interfaced without having to be ...
0
votes
1answer
156 views

FPGA and CPLD bootloader [closed]

Coming from the world of MCUs, I create bootloaders so that customers can update the firmware. Specifically, i'm talking about a USB bootloader to narrow down the many different mediums. How is this ...
11
votes
6answers
3k views

Discrete logic design

I have been tasked with building a simple alarm device. It just needs to measure a few inputs and the outputs will respond accordingly (to put it very simply!). To me, it seemed that using a few ...
0
votes
1answer
186 views

Altera Max10 altPLL slack

Regarding a MAX10 board. The whole design inside the MAX10 is clocked from a single clock using verilog's always@(posedge clockin). If connect directly a 80mhz clock to a Max10 input pin and define ...
0
votes
1answer
108 views

Need help understanding the status output generation of an ALU

I'm currently trying to implement a simple processor using Verilog in a FPGA. I'm using Mic - 1 architecture as a reference model. The thing I can't understand is the ALU is generating a "status" ...
4
votes
3answers
823 views

CPLD is (sometimes) not incrementing counter

I have this simple program running on the Altera EPM240 that’s sometimes not doing the counter increment. ...
1
vote
1answer
338 views

74LS161 in program counter circuit jumps clock cycles

I have recently been working on an 8-bit computer (Ben Eater-YouTube) and I have run into a very significant problem. My program counter seems to not work. When pulsing through a command I see that it ...
2
votes
2answers
253 views

VHDL: Demultiplexing a signal to one of many outputs while driving unused outputs to '0'

I'm attempting to create synthesisable VHDL that will demultiplex a one-bit continuous signal stream to one of many outputs. The outputs that aren't being sent this stream should be set to '0'. See ...
0
votes
1answer
170 views

Can I learn VHDL on a CPLD device?

I need to learn and practice VHDL, so I wouldlike to buy a small FPGA dev board. I've found a board based on a MAX10 circuit with the exact form factor I need, but I've read this chip is a CPLD, not a ...
5
votes
3answers
1k views

Can I use C language to program a CPLD/FPGA?

I wanted to know if I can program CPLDs /FPGAs using C language? If so, is it commonly practiced? What are the steps and the required & tools for the same?
1
vote
0answers
83 views

Verilog Code Optimisation

I have recently become involved in FPGA design and I am just testing out some new Zync SoC hardware. I have followed a tutorial online to blink some LED's however I have modified it to blink all the ...
0
votes
1answer
207 views

circuit programming using a SPLD or CPLD as a 16 bit (addressable memory) microcontroller [closed]

SPLD Reference https://www.arrow.com/en/categories/programmable-devices/programmable-logic-devices/splds CPLD Reference https://www.arrow.com/en/categories/programmable-devices/programmable-logic-...
2
votes
1answer
683 views

What is difference between register and distributed RAM

I'm trying to understand what is purpose of distributed RAM as a concept. As far as I understand it is implemented using LUTs just as registers are. However registers seems to be much more flexible: <...
4
votes
2answers
157 views

Are there FPGA chips that permit to update the programmable logic from the logic itself?

For the research purpose I am interested are there FPGA chips that are capable to update the bytestream (the programmable logic) from the bytestream itself?
3
votes
1answer
179 views

How much RAM can I get from a MAX V logic element?

I need a CPLD or an FPGA in a hobby project. Since I have no experience of it I am trying to evaluate the different options and brands based on the constraints I already know, so that I can buy an ...
0
votes
1answer
98 views

Power on configuration for MCU using CPLD and pin multiplexing

simulate this circuit – Schematic created using CircuitLab Suppose we have simple same here. The logic behind this is very simple. During MCU boot it tests pins CONF1 and CONF2 for data on it (...
1
vote
1answer
56 views

How to program the P5Z22V10-da?

I got a handful of these chips at my job when they were being thrown away. They are Programmable Logic Devices. I found a datasheet online from 1997 that says that xilinx bought the ip for a similar ...
0
votes
2answers
627 views

8 to 3 Priority Encoder. Answer Verification

I am trying to design a priority encoder with a given priority table. Input: I0 I1 I2 I3 I4 I5 I6 I7 Priority: 2 7 6 1 5 0 3 4 Image attached!! Are these correct? Or I am failing?
-1
votes
2answers
204 views

Not understanding why “if” is not triggered in modelsim vhdl sim

I am using a programmable-logic to decode a sequence of long or short impulses into latin letters according to morse code. I am using VHDL to describe our design, to be precise I'm using Quartus Prime ...