All Questions
1 question
0
votes
1
answer
753
views
Altera Max10 altPLL slack
Regarding a MAX10 board. The whole design inside the MAX10 is clocked from a single clock using verilog's always@(posedge clockin).
If connect directly a 80mhz clock to a Max10 input pin and define ...
- 67