Stack Exchange Network

Stack Exchange network consists of 175 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Visit Stack Exchange

Questions tagged [quartus]

Quartus (and in particular Quartus Prime/Quartus II since the original Quartus is no longer used) is a programmable logic device design software from Altera.

1
vote
1answer
76 views

Why doesn't my verilog state machine toggle state?

I have written a state machine in Verilog. However, when I try to simulate it with my testbench, it does not advance from the STATUS_IDLE state to the STATUS_READY state. Why isn't the state machine ...
4
votes
2answers
117 views

Inherent Pseudo-Randomness in modern FPGA design tools

Do Place & Route algorithms of modern FPGA design tools ( Qaurtus / Vivado / etc... ) have inbuilt randomness in them ? I.E: Would it be possible to get 2 different results when compiling the ...
0
votes
0answers
27 views

regarding bidirectional accessing of array in verilog

Accessing ram logic in Verilog with an initial block gives an error "cannot synthesize initialized RAM logic <name> " A part of the code will be as follows (...
1
vote
1answer
31 views

For a Quartus project what files must be added to a git repository?

A Quartus project generates huge number of files as we proceed with design compilation and debug automatically. Provided that I wish to add my Quartus project to a Git repository and not just the hdl ...
-1
votes
1answer
97 views

FPGA too slow for my ripple carry adder?

I wanted to make simple LED counter on my FPGA board (Cyclone IV EP4CE). I've made (from scratch - from NANDs) 4bit counter and 26 bit one. I have 26bit signal that is wired (port map) into 26 bit ...
0
votes
0answers
14 views

In Intel Quartus Static Timing Analyzer should -ve setup slack on a path in Slow_900mV_0C model also show up in Slow_900mV_100C model?

I am trying to understand why the paths with -ve slack in Slow_900mV_0C model do not show up in Slow_900mV_100C model. I am using Arria 10 GX. I would think the process part of the model is likely ...
1
vote
0answers
73 views

What's the actual cause of unbalanced combinational logic?

So far when I find timing issues, I try to pipeline combinational logic. It always works. Today, my Quartus Compilation Report show up -ve slack values. I double check it with TimeQuest Timing ...
0
votes
0answers
43 views

How can I edit my quartus project to work with relative paths?

I have a project in quartus with many files containing full-path-links to other files. I found a way to make it work on my machine with a different location, but that is the cheat way. I would like to ...
1
vote
1answer
119 views

Bug in my SPI implementation (VHDL)

I'm new to VHDL/FPGA programming and I experienced some weird behavior in my SPI-Slave implementation. What I did: SPI-Master: I'm using an Arduino (ATMega328p MCU) as the SPI-Master. For debugging, ...
0
votes
0answers
25 views

Why does functional simulation generate Zs?

I have a very simple project, I share the files in this github repo If I run a functional simulation (Waveform.vwf in the repository) I get some 'Z' in the value of an internal register, see the ...
0
votes
0answers
47 views

Quartus Prime: Block synthesized away - why?

Doing my very first steps with FPGA. I successfully built an SPI slave (code found somewhere in the web) that receives something and turns an LED (via output SPI_DONE) on my Altera Max10 evaluation ...
0
votes
0answers
15 views

Is there a way for Quartus System Console to get base addresses of memory mapped peripherals from the sopc file?

The Quartus System Console is a powerful tool when it comes to design verification. We can use tcl script to read/write memory mapped slaves. I have noticed that in the examples I have seen so far, ...
0
votes
0answers
16 views

Why doesn't Qsys force all peripherals (and masters) to use fixed data width of say 32 or 64 bits?

In Qsys, the address space is byte addressable. However, the datawidth of the master shall most likely be more than a byte. This could create a situation where sometimes a peripheral has wider data ...
1
vote
1answer
194 views

How do I know if not using FPGA dedicated clock input for a PLL pin is bad for my design?

PLLs are hard blocks in silicon. They are connected to specific pins for their clock input and drive specific pins for clock output. It is possible that we choose a "non-dedicated" pin for clock input/...
0
votes
1answer
26 views

Can specific pipeline latency arithmatic block be inferred when using * or / operator in VHDL?

When using the * or / in VHDL, the synthesis tool shall infer the appropriate IP block to carry out that operation. If we open the actual GUI for that IP block we can find a lot of options e.g select ...
3
votes
1answer
103 views

What is the proper methodology to create portable FPGA designs?

FPGA designs may contain RTL along with IP blocks. These IP blocks most likely shall be from the vendor of the FPGA. Examples of such IP blocks are instantiating dual clock FIFOs, floating point and ...
0
votes
1answer
64 views

Get more AS-attached flash chip information from ALTASMI

I am playing with the attaching various configuration flash devices to the Altera Cyclone 3. In particular, I want to replace EPCS16 (2MB) with W25Q128 (16MB) - for both size and cost reasons. Is ...
1
vote
1answer
49 views

74193 stops working after compilation on another PC (QUARTUS)

I got a Quartus project with a mod 22 counter using 74193 from a friend. It works just fine when I run a simulation before a compilation on my PC, but after I compile it on my PC, it stops working ...
0
votes
1answer
183 views

Error (10028): Can't resolve multiple constant drivers for net “rf[7][XX]” at registerfile8x32.v

Hello Im making a register file 8x32 in verilog, the sim looks good but when I compile on quartus it makes Error (10028): Can't resolve multiple constant drivers for net "rf[7][31]" at ...
1
vote
1answer
47 views

SDC constraints for reusable component

I have a simple register based clock divider component I can drop in when I don't have a spare PLL: ...
3
votes
1answer
276 views

Altera Cyclone II Quartus II JTAG Programming Error

I'm trying to program a Cyclone II I bought here using Quartus II 13.0sp1 on Arch Linux. I'm trying to program it with a very simple Verilog program with three inputs and two outputs and a few simple ...
2
votes
1answer
340 views

How to properly constrain generated clock and synchronizer in Altera Quartus?

In my Verilog design I have a 25Mhz board clock from which I derive a 100Mhz clock. Coming from an external Pin I have an asynchronous 4.77 Mhz clock which should drive the logic and be synchronized ...
0
votes
2answers
235 views

Altera-Modelsim simulation wont start when I add a module instance in my main testbench module

Edit: it is something with the simulate_camera_output module that Modelsim doesn't like. Tried with a simple test module and it works fine. Looking for a way to ...
1
vote
1answer
61 views

1 Byte Register broken into 2 Nibble outputs not working VHDL/ModelSim

I have made a 1 byte instruction register in VHDL. Instead of having a 1 byte output, I have created an upper nibble output and a lower nibble output. The lower nibble output is special because it ...
0
votes
1answer
111 views

Negative Edge Trigger and Asynchronous Clear not working in ModelSim

I have created a 4 bit counter with the following inputs and outputs clockN: active low clock clearN: active low clear cP: When high, the counter counts. When low, the counter stays the same. eP: ...
0
votes
1answer
314 views

Error (suppressible): (vsim-3601) Iteration limit Quartus

I have created a Simulation of a 4 bit register in quartus. Each of the four D flip flops test fine by themselves, but when I test 4 of them connected together into a register, I get the "Error (...
0
votes
1answer
390 views

Set input low or high in Quartus

I have created a 4 bit register in VHDL, within Quartus. Normally, I connect each of my inputs to one of the dip switch pins or push button pins in the "pin planner" for my particular development ...
-2
votes
1answer
106 views
0
votes
2answers
74 views

how to trigger another clk in mainclk (verilog)

I wrote somekind of prescaler in verilog to make sclk_adc signal from clk_i. by now my code looks like: always @(posedge clk_i) begin //generation of sclk_adc end ...
1
vote
1answer
251 views

VHDL Error 10481 : no primary unit

I'm designing a circuit using Simulink to VHDL generator to be burned into a FPGA. Simulink model works fine on Simulink, however, when I try to compile the VHDL code using Quartus II I get the ...
1
vote
1answer
178 views

VHDL to RTL/schematic, not what I expect to see

I'm teaching myself VHDL (using Altera Quartus Prime Web Edition) so we can incoroprate a CPLD into a design. I've only been doing it a few days but so far the VHDL itself seems reasonably ...
1
vote
1answer
54 views

register enable line usage in `case` block (verilog synthesis for altera cpld)

I have the following in a verilog design aimed at an altera CPLD (currently targeting EPM240, although the target device isn't set in stone): ...
3
votes
1answer
269 views

VHDL - Subtype or type has null range

What is the meaning of the following warning (raised by Quartus)? ...
1
vote
1answer
253 views

MAX10 .pof file issue, quartus II and usb blaster

After a MAX10 board revision. When programming the MAX10 with .pof, the MAX10 board do not start when power-on or after .pof programming is completed. However, normal operation is achieved when ...
0
votes
2answers
252 views

Altera DE2-115 - Lack of on-chip memory resources for storing audio samples (?) [on hold]

I have currently successfully stored some 16-bit, 48kHz audio samples using M9K blocks. Everything is perfectly functional, including their playback. My only problem is that, from my understanding (...
1
vote
1answer
398 views

Is it possible to change the size and look of blocks/symbols in Quartus Schematic Editor

I want to change shapes of and resize blocks/symbols to make the schematic tidier. For example, I want to make my multiplexers the shape of a trapezoid (like commonly drawn on paper) and make them ...
0
votes
0answers
165 views

Weird quartus waveform diagram from JK flip flop schematic diagram

I tried building a JK flip flop from logic gates. This is my schematic design: However, my waveform for the case J=1, K=1 does not have the Q toggled. Instead, Qnot just copied completely CLK in that ...
0
votes
1answer
29 views

How to implement Quartus IP cores using ALMs?

This is a follow-up question on this, where I had asked about how one can implement multiplications without using any DSPs of the FPGA. Now, I would like to know whether one can implement Quartus IP ...
1
vote
1answer
233 views

Why is the CPU not able to proceed to the next instruction?

I am using Quartus II 14.0 to perform this activity. I have been trying to interface my CPU with an instruction memory module but I am not getting the correct response. The second instruction is not ...
-1
votes
1answer
249 views

Can I connect all my components in my top level entity

I have finished writing a project with separate VHDL files. Most of the components have connections directly to the FPGA ( which I have instantiated and connected in the top level file) but a few do ...
0
votes
0answers
15 views

Rom.txt in quartus prime [duplicate]

What is rom.txt in quartus prime? What does it do? How do you change it and implement?I’m building a 8 bit alu. Thanks
2
votes
1answer
244 views

Avoid using DSPs in Quartus Prime

I like to implement a simple module without using any DSPs on the FPGA. In other words, I like the whole design to be implemented using logic. Is there an option in Quartus Prime that allows me to ...
-1
votes
1answer
116 views

Two's Complement Adder/Subtractor does not work correctly

Hi im From Colombia sorry my English. I am developing a simple project, a Two's Complement Adder/Subtractor for 4 bits. I have developed as follows but in the simulation does not give me the expected ...
0
votes
1answer
336 views

VHDL: Simple UART TX not working

As a first step towards learning VHDL and using FPGAs, I want to implement a simple UART transmitter which only transmits a constant bit-sequence according to the UART protocol with 9600 8N1 ...
1
vote
1answer
220 views

Is it possible to find the critical path in specific part of the design?

I have written RTL description of a circuit in VHDL which is hierarchical and I am using Altera Quartus II; my design meets timing. I had set 50MHz clock frequency (20ns period) constraint using ...
1
vote
2answers
90 views

What is the equivalent of compile of modelsim in quartus prime?

In ModelSim, I can click compile and ModelSim will compile it quickly, around 1 or 2 seconds. But in Quartus Prime, I need to run Analysis & Elaboration or Analysis & Synthesis which runs ...
-2
votes
2answers
66 views

Trouble understanding timing simulations in Quartus?

I have tried my ALU on the functional simulation and I get the correct waveforms. However, I am confused about how to interpret the timing simulations. What causes the ripples in the carry_out, and ...
3
votes
4answers
328 views

Synthesis Result : RTL vs Technology Map Viewer

I am evaluating this code below. But I saw that the logic output of the RTL and Technology Map Viewer are different. I use Quartus Prime Elite Edition. Am I missing something? this is the truth table ...
0
votes
1answer
50 views

Why am I getting my result as a string of Zs in Quartus?

I am new to Quartus, and have been trying to test out my 32-bit ALU on Quartus 13.1. When I try the functional simulation, I get a string of Zs. The results for the individual components, like the ...