Questions tagged [quartus]

Quartus (and in particular Quartus Prime/Quartus II since the original Quartus is no longer used) is a programmable logic device design software from Altera.

Filter by
Sorted by
Tagged with
1
vote
2answers
91 views

PLL with input depend output CLK

Is it possible to generate a PLL that has the same clock frequency at the output as the input clock has, but with a phase shift? The output clock should also change if the input clock has changed. In ...
1
vote
1answer
113 views

Why is this VHDL pseudo random number generator not working as expected?

I'll start off by saying I have about 2 days experience in VHDL so there's a strong chance my code is horrible. I would appreciate any tips on better VHDL practice. I am busy trying to simulate a ...
0
votes
1answer
54 views

VHDL: case when using constants constructs

I'm having some trouble with the following statement ...
0
votes
0answers
13 views

Quartus Prime Lite: Generate a 25.18 MHz clock and Constrain to clock input in HDL

I am trying to use a generated clock in .sdc to drive my logic in my DE1-SoC Cyclone V chip. When I load the design onto the chip currently, nothing happens. My counter led does not even blink to show ...
1
vote
1answer
112 views

Easiest way to instantiate a transceiver in Quartus to avoid unused channel degradation

This answer in the altera knowledge base indicates that the TX channels on the Arria 10 degrade over time if left unused. I have added the recommended assignment to my QSF file, but it has no effect ...
1
vote
1answer
33 views

Error in simulating bdf with Waveform.vwf.vht, but bdf compiles successfully

I am trying to design an instruction register and controller for an ALU that I designed previously. I made the register with 2 muxes and 2 D flip-flops, and I made the controller with a T flip-flop ...
0
votes
3answers
74 views

Why is my seconds counter in verilog jumping values behaviour?

I am implementing a seconds counter on the Altera DE-1 Educational Board powered by the old Cyclone 2 FPGA. My plan is to make a 'down-clocker' that takes the on-board 50 MHz clock and produces a 1 Hz ...
3
votes
3answers
6k views

Quartus II - Can I include other files into a *.qsf file?

An Altera Quartus II project consists of one *.qpf and one or more *.qsf files. The qsf seems to be a TCL script like other EDA related settings and config files (e.g. xdc, sdc, ...). Is is possible ...
2
votes
2answers
651 views

Which files are required to copy / version my Quartus project?

I created a 4-bit CPU in latest version of Quartus. Now I wonder which files are necessary if I want to put the files in source control? I understand that bdf, sof and qpf files should be versioned. ...
0
votes
0answers
49 views

How to use tcl script to generate Qsys system inside Quartus?

When I change .vhd files I need to regenerate Qsys and then compile the design. How can I use tcl commands inside Quartus to regenerate the Qsys and then compile the project as well?​ Is there a way ...
0
votes
2answers
32 views

How can Qsys component configuration be accessed in software?

I'm designing a Qsys component which I want to be user-configurable. It has config parameters which are defined in the TCL file. For example, for a GPIO bank component I would write: ...
0
votes
1answer
67 views
0
votes
1answer
74 views

altera FPGA acting like OR gate when programed as AND gate

I'm new to altera fpga , I've bought development board based on EP4CE6E22 cyclon IV and tryed to program it with basic program in quartus environment ...
0
votes
0answers
46 views

Can't achieve requested … bandwidth type?

I have two cascaded PLLs in the design, and read here that it is the best to set first PLL into low bandwidth, and second PLL into high bandwidth in order to decrease jitter accumulation. I had "Auto" ...
2
votes
1answer
515 views

How to properly constrain generated clock and synchronizer in Altera Quartus?

In my Verilog design I have a 25Mhz board clock from which I derive a 100Mhz clock. Coming from an external Pin I have an asynchronous 4.77 Mhz clock which should drive the logic and be synchronized ...
2
votes
1answer
598 views

Error (209015): Can't configure device. Expected JTAG ID code 0x020B10DD for device 1, but found JTAG ID code 0x000210DD

I bought from ebay Altera Cyclone II EP2C5T144 development board. It came with USB Blaster. I'm using Quartus II 13.0sp1. FPGA is programmed with default settings as it should be (flashing onboard ...
0
votes
1answer
459 views

Set input low or high in Quartus

I have created a 4 bit register in VHDL, within Quartus. Normally, I connect each of my inputs to one of the dip switch pins or push button pins in the "pin planner" for my particular development ...
1
vote
1answer
372 views

MAX10 .pof file issue, quartus II and usb blaster

After a MAX10 board revision. When programming the MAX10 with .pof, the MAX10 board do not start when power-on or after .pof programming is completed. However, normal operation is achieved when ...
1
vote
1answer
107 views

Why doesn't my verilog state machine toggle state?

I have written a state machine in Verilog. However, when I try to simulate it with my testbench, it does not advance from the STATUS_IDLE state to the STATUS_READY state. Why isn't the state machine ...
4
votes
2answers
135 views

Inherent Pseudo-Randomness in modern FPGA design tools

Do Place & Route algorithms of modern FPGA design tools ( Qaurtus / Vivado / etc... ) have inbuilt randomness in them ? I.E: Would it be possible to get 2 different results when compiling the ...
1
vote
1answer
250 views

How do I know if not using FPGA dedicated clock input for a PLL pin is bad for my design?

PLLs are hard blocks in silicon. They are connected to specific pins for their clock input and drive specific pins for clock output. It is possible that we choose a "non-dedicated" pin for clock input/...
1
vote
1answer
488 views

Is it possible to change the size and look of blocks/symbols in Quartus Schematic Editor

I want to change shapes of and resize blocks/symbols to make the schematic tidier. For example, I want to make my multiplexers the shape of a trapezoid (like commonly drawn on paper) and make them ...
2
votes
1answer
1k views

Quartus Prime: Automatically program .sof file after compilation

I found a resource on Automatic Script Execution so I know how to create a .tcl script that executes when compilation is complete. I'd like to know what needs to be in that .tcl script to ...
0
votes
0answers
29 views

regarding bidirectional accessing of array in verilog

Accessing ram logic in Verilog with an initial block gives an error "cannot synthesize initialized RAM logic <name> " A part of the code will be as follows (...
0
votes
1answer
82 views

Get more AS-attached flash chip information from ALTASMI

I am playing with the attaching various configuration flash devices to the Altera Cyclone 3. In particular, I want to replace EPCS16 (2MB) with W25Q128 (16MB) - for both size and cost reasons. Is ...
1
vote
1answer
63 views

For a Quartus project what files must be added to a git repository?

A Quartus project generates huge number of files as we proceed with design compilation and debug automatically. Provided that I wish to add my Quartus project to a Git repository and not just the hdl ...
-1
votes
1answer
108 views

FPGA too slow for my ripple carry adder?

I wanted to make simple LED counter on my FPGA board (Cyclone IV EP4CE). I've made (from scratch - from NANDs) 4bit counter and 26 bit one. I have 26bit signal that is wired (port map) into 26 bit ...
0
votes
0answers
22 views

In Intel Quartus Static Timing Analyzer should -ve setup slack on a path in Slow_900mV_0C model also show up in Slow_900mV_100C model?

I am trying to understand why the paths with -ve slack in Slow_900mV_0C model do not show up in Slow_900mV_100C model. I am using Arria 10 GX. I would think the process part of the model is likely ...
1
vote
0answers
87 views

What's the actual cause of unbalanced combinational logic?

So far when I find timing issues, I try to pipeline combinational logic. It always works. Today, my Quartus Compilation Report show up -ve slack values. I double check it with TimeQuest Timing ...
0
votes
0answers
58 views

How can I edit my quartus project to work with relative paths?

I have a project in quartus with many files containing full-path-links to other files. I found a way to make it work on my machine with a different location, but that is the cheat way. I would like to ...
1
vote
1answer
185 views

Bug in my SPI implementation (VHDL)

I'm new to VHDL/FPGA programming and I experienced some weird behavior in my SPI-Slave implementation. What I did: SPI-Master: I'm using an Arduino (ATMega328p MCU) as the SPI-Master. For debugging, ...
0
votes
0answers
29 views

Why does functional simulation generate Zs?

I have a very simple project, I share the files in this github repo If I run a functional simulation (Waveform.vwf in the repository) I get some 'Z' in the value of an internal register, see the ...
0
votes
0answers
61 views

Quartus Prime: Block synthesized away - why?

Doing my very first steps with FPGA. I successfully built an SPI slave (code found somewhere in the web) that receives something and turns an LED (via output SPI_DONE) on my Altera Max10 evaluation ...
0
votes
0answers
18 views

Is there a way for Quartus System Console to get base addresses of memory mapped peripherals from the sopc file?

The Quartus System Console is a powerful tool when it comes to design verification. We can use tcl script to read/write memory mapped slaves. I have noticed that in the examples I have seen so far, ...
0
votes
0answers
20 views

Why doesn't Qsys force all peripherals (and masters) to use fixed data width of say 32 or 64 bits?

In Qsys, the address space is byte addressable. However, the datawidth of the master shall most likely be more than a byte. This could create a situation where sometimes a peripheral has wider data ...
3
votes
1answer
110 views

What is the proper methodology to create portable FPGA designs?

FPGA designs may contain RTL along with IP blocks. These IP blocks most likely shall be from the vendor of the FPGA. Examples of such IP blocks are instantiating dual clock FIFOs, floating point and ...
0
votes
1answer
26 views

Can specific pipeline latency arithmatic block be inferred when using * or / operator in VHDL?

When using the * or / in VHDL, the synthesis tool shall infer the appropriate IP block to carry out that operation. If we open the actual GUI for that IP block we can find a lot of options e.g select ...
1
vote
1answer
70 views

74193 stops working after compilation on another PC (QUARTUS)

I got a Quartus project with a mod 22 counter using 74193 from a friend. It works just fine when I run a simulation before a compilation on my PC, but after I compile it on my PC, it stops working ...
0
votes
1answer
243 views

Error (10028): Can't resolve multiple constant drivers for net “rf[7][XX]” at registerfile8x32.v

Hello Im making a register file 8x32 in verilog, the sim looks good but when I compile on quartus it makes Error (10028): Can't resolve multiple constant drivers for net "rf[7][31]" at ...
1
vote
3answers
491 views

VHDL: a+b+carry_in creates two adders instead of using carry in in the existing adder

I want to add A, B and the carry in. This should be done using only one big adder. But when I look at the circuit generated, there is an extra adder for the carry in. How can I solve this problem? ...
1
vote
1answer
50 views

SDC constraints for reusable component

I have a simple register based clock divider component I can drop in when I don't have a spare PLL: ...
3
votes
1answer
314 views

Altera Cyclone II Quartus II JTAG Programming Error

I'm trying to program a Cyclone II I bought here using Quartus II 13.0sp1 on Arch Linux. I'm trying to program it with a very simple Verilog program with three inputs and two outputs and a few simple ...
0
votes
2answers
313 views

Altera-Modelsim simulation wont start when I add a module instance in my main testbench module

Edit: it is something with the simulate_camera_output module that Modelsim doesn't like. Tried with a simple test module and it works fine. Looking for a way to ...
1
vote
1answer
68 views

1 Byte Register broken into 2 Nibble outputs not working VHDL/ModelSim

I have made a 1 byte instruction register in VHDL. Instead of having a 1 byte output, I have created an upper nibble output and a lower nibble output. The lower nibble output is special because it ...
0
votes
1answer
146 views

Negative Edge Trigger and Asynchronous Clear not working in ModelSim

I have created a 4 bit counter with the following inputs and outputs clockN: active low clock clearN: active low clear cP: When high, the counter counts. When low, the counter stays the same. eP: ...
0
votes
1answer
455 views

Error (suppressible): (vsim-3601) Iteration limit Quartus

I have created a Simulation of a 4 bit register in quartus. Each of the four D flip flops test fine by themselves, but when I test 4 of them connected together into a register, I get the "Error (...
-2
votes
1answer
144 views

Error (10327): VHDL error at clkdivider.vhd(27): can't determine definition of operator “”not“” — found 0 possible definitions

I am still a beginner and I keep getting this error, can anyone help pls? ...