Questions tagged [ram]
RAM is an abbreviation for Random Access Memory. A type of memory in which the information can be accessed from random location.
391
questions
0
votes
1
answer
48
views
How are system clock and bus clock frequencies related?
I see a frequency in RAM specs which is different than the frequency of the system clock. Having a separate clock makes sense if RAM can't run at the same frequency, but is there a constraint that its ...
- 136
0
votes
1
answer
85
views
How to allocate a constant array to RAM other than LUTs [closed]
I'm still pretty new to hardware design.
Now I need to store a number of constants and then use them as indexes.
My first idea is to declare registers, ...
- 35
1
vote
0
answers
46
views
How to test DDR3 PC3 / DDR4 PC4 RAM works fine using a micro controller
I am trying to make a device that can test if above mentioned RAMs are working without a problem. Does anyone have a place to read about RAMs and how to test them. Any help would be appriciated.
0
votes
1
answer
133
views
What happens if malloc() fails in a microcontroller?
What happens if malloc() fails in a microcontroller (e.g., due to not enough data memory freed)? Does the watchdog timer triggers a timeout response (e.g., reboot) ...
- 3
2
votes
1
answer
77
views
Why did GDDR5X implement QDR?
DDR makes complete sense to me: it matches up the transition rate between the data signals and clock, so that twice the data can be sent over a bus without increasing the overall design bandwidth. The ...
- 7,887
0
votes
0
answers
30
views
DIMM RAM package for embedded system
I'm selecting components for an embedded system that requires > 99.5 Mbits of memory with an access bit rate of > 2.99 Gbit/s.
I'm considering using a DIMM RAM module, which should solve both ...
- 103
4
votes
2
answers
193
views
How is a bistable element formed with two inverters and two transistors in a 6T SRAM cell?
I'm trying to figure out how a charge can be stored between two CMOS inverters and two more transistors.
I understand how the inverter works, just with a NMOS and PMOS base connected to a common ...
- 220
1
vote
2
answers
197
views
How to see by how much a microcontroller program is out of data memory - inside MPLab X IDE
I have a problem that cannot exist. I keep building programs in MPLab that are close or just over my allotted RAM. I really want to see by how much over my RAM ("data memory" - why do they ...
- 65
0
votes
1
answer
108
views
Microcontroller, Flash EPROM and RAM combination questions
I have chosen a specific microcontroller (MCU) for a project, based on price, package size, and speed. It's the NXP LPC1768FBD100, a 100 MHz ARM-based MCU with 512 KB program memory and 64 KB SRAM.
My ...
- 188
0
votes
0
answers
54
views
How can I connect Gbit SDRAM to STM32F429?
I would like to connect Gbit SDRAM to STM32F429 MCU. When I look at the STM32 FMC memory map, it has two 256 Mbytes area for SDRAM. As far as I understand, I can connect up to 4 Gbit SDRAM. However, ...
- 43
0
votes
0
answers
40
views
Giving write enable signal externally by DIP switch to FPGA memory
I have designed a simple internal SRAM memory where I initiate the write enable and read enable via DIP switches.
Verilog input wire has been declared in the simple memory read write which connects to ...
- 344
3
votes
0
answers
60
views
Can I use LPDDR3 memory that is larger than my processor supports?
I am working on a thing that uses a STM32MP157C. Its datasheet says:
The STM32MP157C/F devices embed a controller for external SDRAM which support the following devices
• LPDDR2 or LPDDR3, 16- or 32-...
- 131
0
votes
1
answer
65
views
Accessing data from a ddr3
I'am working on a new projet where I'm willing to access data from a ram, but the ram's specs is that they work with a frequency up to 667MHz , so I decided to choose an FPGA to work as controller ...
0
votes
1
answer
59
views
Using a level triggered latch as a negative edge trigger for negative logic
I am a (relatively) new hobbyist and I am working on a project that uses an old video chip (v9938.) The chip is designed to use old DRAM, with a multiplexed 8 bit address bus, and *RAS and *CAS ...
2
votes
1
answer
107
views
VHDL FIFO w/ RAM
I've been tasked with designing a FIFO in VHDL for the block diagram below. I understand the general mechanism of how a simple FIFO works, but I've been struggling with how to connect the address from ...
- 31
1
vote
1
answer
113
views
I'm designing a 4-bit GPU and I need some suggestion about the RAM for it [closed]
I'm working a 4-bit GPU, the GPU run on 1.023MHz (1023kHz) clock while CPU only run on 127kHz so I need a screen buffer for it when the CPU is working on some instruction. The display I use is a 24 x ...
2
votes
3
answers
307
views
Can I use logic inputs higher than Vcc but still in the operating voltage range of the IC?
I'm trying to create a battery-backed-up non-volatile RAM using an SRAM IC (AS6C1008 from Alliance Memory, datasheet).
My idea for separating the backup battery from the main voltage source is to use ...
- 143
0
votes
2
answers
190
views
Microcontroller and Memory size allocation
Below are two custom made microcontrollers. The only difference between this is memory size.
My question:
Can someone tell me what is their start address and end address? Like, for the first one - ...
- 3,218
0
votes
1
answer
92
views
ESP-PSRAM64 Termination Resistors
ESP-PSRAM64 uses a bidirectional QuadSPI interface at up to 133MHz. I am connecting this to an STM32 microcontroller. Normally I would use some series termination resistors at the source (e.g. for a ...
- 173
-1
votes
1
answer
931
views
STM32 How can I run code from ram?
I have this really simple "Hello world" piece of software (project attached), running on a STM32WB55 Nucleo board (basically, it sends "HELLO WORLD\n" via USART1, every 1000 ms).
I ...
- 1
1
vote
1
answer
83
views
How to accumulate samples coming into a memory block without using another buffer i.e sum with previous corresponding samples?
So I have an 8k memory block in the FPGA. Samples come into it from outside the FPGA, from an ADC that has a source synchronous interface consisting of parallel transfers with a clock from the ADC. ...
- 9,909
1
vote
0
answers
160
views
What are my troubleshooting options for Hyperbus RAM?
I have a custom PCB with a STM32H7A3ZI MCU, and a S27KL0642S27KS0642 Hyperbus RAM.
My code, as well as the app note (AN5050) I'm following sets up the RAM for memory mapped access.
I believe I've ...
- 5,138
0
votes
1
answer
173
views
How come I can play audio in my ESP8266?
I'm currently messing with the ESP8266Audio Library. I uploaded a sketch to my ESP8266 that uses a HTTP stream of MP3 from the web and plays it using some MP3 decoder. So basically the loop looks like ...
- 205
7
votes
1
answer
1k
views
Enable vendor-disabled hardware on tablet? [closed]
I have a nextbook tablet (one of those cheap things from walmart) that I was looking to try to improve the RAM situation on to breath some new life into it as it apparently only has 1G of it. I ...
- 89
1
vote
1
answer
78
views
How much memory does the 23LC1024 have?
The Microchip 23LC1024 chip is said to have 1Mbit of memory. Looking at Wikipedia, it says that a Mbit is 10^6 bits. Is that so? I mean, is this decimal Mbit? It doesn't seem reasonable to me..
- 205
1
vote
1
answer
305
views
Where is the RAM stored on a RISC-V CPU? [closed]
Does RISC-V have any opinion on whether the RAM is stored on the same chip as the CPU (like on ARM devices) or on a separate chip somewhere on the motherboard (like on an x86 desktop)? I assume that ...
- 125
2
votes
4
answers
888
views
What does High-Impedance mean in digital systems?
I'm currently messing with the Microchip 23LC1024 SPI RAM chip, and trying to read the datasheet to understand how to work with it. I'm not an electronics engineer or something like that, I'm a ...
- 205
0
votes
0
answers
38
views
How to connect a 23LC1024 to a breadboard?
I just got my 23LC1024-E/ST module, and I realized how tiny it is. How do people work with this? It's obviously not breadboard friendly. Are there RAM modules out there for Arduinos/ESP8266s that are ...
- 205
-1
votes
2
answers
238
views
How prevalent is adoption of IEC and/or IPC standards among the major electronics manufacturers, especially CPU makers like Intel & AMD?
I spent part of the weekend learning about the history of the International Electrotechnical Commission (IEC) and IPC (originally an abbreviation for Institute of Printed Circuits) and their standards....
-1
votes
2
answers
284
views
Memory in FPGA: buffer to store bytes "sent" by SPI Slave
I asked before what SPI slave is and how the received data could be stored...
SPI slave collect a byte a sent it to FIFO as a temp buffer and the next step is to send the bytes to a memory. I have ...
- 31
1
vote
1
answer
117
views
Problem of metastability: simulation of dual port ram
i simulate Dual Port Ram Register in VHDL and have some doubts about the metastability problem.
Dual Port Ram has 2 clock signal, one for Port A , the second for Port B. In my simulation I create two ...
- 31
0
votes
1
answer
516
views
Using BRAM as buffer
I'm trying to implement a buffer for an image processing pipeline and need to load data into BRAM.
I've been following an online tutorial (https://www.youtube.com/watch?v=n35zS__YEFQ) for implementing ...
- 182
0
votes
1
answer
52
views
tri-state RAM switch
The picture shows the truth table of control operation of a RAM. If you disable the OE pin the output can not come to the bus because of high impedance, now the question is, is the impedance ...
- 699
1
vote
1
answer
144
views
What does the "In-line" in SIMM and DIMM memory mean?
I've been searching for what exactly the "in-line" part means but I don't get it. Is it the way the chips are positioned, as in a line? If it is, is there another possible configuration?
4
votes
4
answers
2k
views
How is a memory location accessed by random access?
This is a comment that I saw in another forum:
Like any other memory storage, it's divided into smaller units. These units can contain data individually or can be treated as a big single block of ...
- 143
0
votes
1
answer
179
views
Termination resistors for RAM vs drive strength
I'm considering using a RAM IC (S27K HyperRAM from Cypress).
The layout guidelines document suggests adding series resistors "if necessary."
However, the datasheet for the device has a ...
- 438
0
votes
1
answer
118
views
How do you figure out the decoder inputs for a memory expansion?
How do you know what the two inputs will be for this 2-to-4 decoder? Also, what changes would be made to the circuit if the 2 data lines are not the same?
The original problem:
I drew the circuit, ...
- 15
2
votes
1
answer
136
views
Paging out ROM after boot up
Building a Z80 computer, would like to boot CP/M from ROM and switch the ROM off after initial boot to make whole 64k RAM available for the CPU.
Solution I've got so far is using a flip-flop to ...
- 123
0
votes
0
answers
47
views
How do I get the number of address lines of 12G * 64?
The example problems I'm seeing in the book gives me nice numbers where the size of the ram can easily fit into a power of 2, but this one doesn't.
The original question:
This is all I have:
I was ...
- 15
3
votes
2
answers
169
views
Simple CPU with lots of RAM
Chips like the ESP8266 or ESP32 typically only have a couple of hundred kB of RAM. Alternatively, you can buy boards with chips like the NXP i.MX 6, with which you can have gigabytes, but suddenly you'...
- 133
0
votes
1
answer
284
views
How does radiation produce transient bit errors in DRAM?
Ionizing radiation can produce transient bit errors in volatile RAM. What is the exact mechanism by which this occurs?
E.g., is there a threshold energy level for a single photon or neutron to ...
- 2,292
-2
votes
1
answer
113
views
Fastest way to search RAM
I want to search RAM for a value, does anyone know which implementation will be the fastest. Im assuming that parallel search will be required.
My implementation would be to use a DeMux for each ...
- 81
0
votes
1
answer
45
views
Unexpected behaviour of data memory in modelsim testbench
I am describing a very simple ram memory in VHDL and observing strange behaviour which I do not
understand nor am able to debug. I have similar code written elsewhere and I suspect that rewriting it ...
- 1
1
vote
2
answers
80
views
FPGA, DDR3 Layout
In my new project I use a FPGA to load some data into a DDR3 RAM.
Can I directly connect the I/Os of the RAM with the I/Os of the FPGA? Or do I passive components in between them?
- 343
1
vote
4
answers
770
views
Global variable - memory allocation
I am in general interested about how compiler and linker handle global variables. Here click it is explained that additional ROM is needed in case variable is initialized and not 0.
So wondering, why ...
- 47
1
vote
2
answers
287
views
What does the 8086 CPU do with the data returned from an address in RAM?
I understand how a CPU works fairly well, but there is this one thing which I've never really gotten the hang of.
Say we have an Intel 8086 CPU (16 bits wide registers) which is about to fetch its ...
- 35
0
votes
1
answer
128
views
Cache comparator usage
Referring to the photo below, in direct-mapping cache design, why we need a comparator to compare between the tag in the address and the tag in the cache?
Isn't a valid bit enough?
- 488
-1
votes
4
answers
177
views
Why is bool type typically 1 byte long?
I was reading: https://www.quora.com/Why-is-the-bool-type-typically-8-bits-long
And the answer was:
Because it’s the smallest type that has an individual memory address
so that you can take a pointer ...
- 5
0
votes
2
answers
282
views
Is M1 Chip Memory Considered as Registers?
Given the following image of Apple's m1 chip, we can clearly see that RAM is so close to the CPU:
does this say that RAM will be much faster when compared to others Macbook models (Since distance is ...
- 5
1
vote
2
answers
236
views
Is there a proper way in VHDL/Verilog to access block RAM given a multi-hot vector?
I am currently trying to learn how to program in VHDL with the goal of implementing an LDPC decoder in hardware. My understanding is that log-likelihood ratios (LLRs) serve as inputs to the decoder.
...
- 13