Questions tagged [rgmii]

Reduced Gigabit Media Independent Interface (RGMII) is a parallel interface from MAC to external PHY that uses DDR I/O to reduce the pin count.

Filter by
Sorted by
Tagged with
0 votes
1 answer
43 views

Will RGMII work with a small constant delay in the range of 10~20ns on all signals?

Related to this question. An RGMII interface transmitting data at 1Gbps runs with a clock rate of 125MHz, and data is clocked out on both edges. Given that, it would appear that any skew between ...
user avatar
  • 9,737
0 votes
0 answers
33 views

Smallest lowest cost way to isolate RGMII signals between devices on the same CCA?

I have a single Gigabit Ethernet line coming out of a circuit card. Access to the line will be shared by two CPUs. To facilitate shared access, the CCA will have an Ethernet switch IC. The switch IC ...
user avatar
  • 9,737
0 votes
0 answers
62 views

Can you interface 2 gigabit ethernet ports via one rgmii interface?

Can we use the KSZ9893RNXC from Microchip as the Ethernet PHY chip, and interface the 2 gigabit ports to Allwinner H6, which has only one RGMII interface. Also please note that we are aiming at using ...
user avatar
3 votes
2 answers
2k views

Impedance/Termination of Marvell PHY

I'm trying to understand the proper way to design a PCB to interface a Xilinx 7-series FPGA with a Marvell 88E1512 Ethernet PHY, without simply copying the design from an existing schematic. The ...
user avatar
1 vote
1 answer
111 views

Ethernet Phy Rx developed in a FPGA to send data to an ethernet Mac

I'm trying to send data from a FPGA to the Ethernet Mac port of a SoC which has the stmmac Synopsys IP. I'm using the MII protocol at 25MHz for 100Mb/s (4-bit per clock cycle). I'm sending the ...
user avatar
0 votes
0 answers
126 views

Can I use an Ethernet switch IC without connecting to the mcu?

I'd like to add an unmanaged Ethernet switch IC to a board I am designing, but I have no free RGMII/SGMII/PCIe connection available on my MCU. The goal of this IC is just to save space/hassle (in the ...
user avatar
  • 23
0 votes
2 answers
223 views

IO standard for RGMII interface of ethernet

I'm learning about the RGMII interface of ethernet. Can anybody please tell me What IO standard does the TX and RX line of RGMII interface support? Please help. I'm just a beginner
user avatar
  • 29
1 vote
1 answer
545 views

How to connect CPU with RGMII pins to an LTE module that takes only SGMII signals?

The Hi3519 Hisilicon CPU has RGMII pins. We are trying to connect it to the EC21 LTE Module from Quectel which contains SGMII pins. Would using two Realtek RTL8201F-VB-GG PHY chips with magnetics ...
user avatar
  • 41
1 vote
1 answer
222 views

NIC connection with PHY issue

We have an NIC (computer A) connected to Marvell 88e1116R via Ethernet cable, the Marvell chip is then connected to Xilinx FPGA, the FPGA connected to ADSL Analog front end (AFE), the AFE is connected ...
user avatar
1 vote
1 answer
2k views

Does SGMII use MDIO?

I was reading the SGMII specification and the documentation of a Gigabit MII to SGMII converter (see MAX24287). I do not see a MDIO to control the registers of the PHY (Basic Mode Status Register, ...
user avatar
2 votes
1 answer
2k views

RGMII - Origin of RGMII and does a standard exist?

I'm implementing an Ethernet system on a Xilinx FPGA, and I've been reading IEEE 802.3-2015, but nowhere have I found mention of RGMII which is the interface to the PHY. After extensive searching, I ...
user avatar
  • 148
2 votes
1 answer
2k views

GMII/RGMII TX_ER signal: guaranteed functionality?

I have a question seeking to clarify EXACTLY what happens during a GMII exchange between MAC and PHY. Specifically, regarding the TX_ER signal. IEEE 802.3 Section 3: TX_ER is driven by the ...
user avatar
  • 123
5 votes
2 answers
10k views

RGMII and RMII backwards compatibility

According to Wikipedia: GMII [...] is backwards compatible with the media-independent interface (MII) But is RGMII backwards compatible with RMII? I'm asking this because I'm making a schematic ...
user avatar
2 votes
1 answer
3k views

Can I generate a 90° Clock signal with Xilinx's ODELAY for RGMII?

Some time ago I implemented a GMII interface for my Gigabit Ethernet core. Now I'm trying to do the same with the RGMII protocol. The reference implementation from Xilinx uses IDELAY[|E1|E2] ...
user avatar
  • 3,807