Questions tagged [rise-time]
Anything related to the rise time of a signal. The rise time is a parameter used to characterize abrupt transitions in a signal waveform. It is usually defined as the time needed by the signal to go from the 10% to the 90% of the level it attains at the end of the transition.
110
questions
0
votes
0
answers
29
views
Slow rise time in power supply
Does power supply slow rise time affect the UVLO start threshold voltage to turn on the IC (tps54316mpwprep)?
0
votes
0
answers
38
views
Power Supply rise time and configuration
Reset managment:
from HW checklist and datasheet of USB2517 (page 48), is required a rise time for the 3V3 maximum of 400us. In our case it will be above 1ms.
In this case, is it necessary to use a ...
user220456
0
votes
0
answers
35
views
What happens if rise time specification is not met
I have a design where an NXP i.MX8M nano CPU has a KSZ8081RNAIA Ethernet Phy connected.
During prototype testing, we found now that the supply voltage rise time provided by the CPU PMIC (NXP PCA9450B) ...
- 799
0
votes
0
answers
67
views
MOSFET Gate Resistor Problem in CHG, DSG pins
I am trying to design a BMS circuit by using BQ77915 . My charge and discharge mosfets are CSD18534KCS. They are only using for switching. The problem is BQ77915 datasheet says for gate resistors of ...
2
votes
4
answers
149
views
In an RC circuit, how do you explain the fast rise of voltage at a point close to source? (Weak pull up)
In the above figure, the voltage at the intermediate point rises quickly whereas the voltage after R2 is increases slowly ( as governed by the capacitor voltage.)
I am not getting the intuitive ...
- 2,621
3
votes
2
answers
135
views
Output with programmable rise time
I am tinkering with a device to generate pulses for a measurement setup.
No need to buy it: Just wondering how one would implement it.
Idea:
Device generates a square-wave (Vpp and DC-offset) output ...
- 2,746
3
votes
1
answer
174
views
Will the LVDS signal rise time improve after a counter IC?
I want to improve an LVDS signal's rise and fall time. With a Cyclone III FPGA, the LVDS signal has a 500 ps rise and fall time.
If I apply these signals to a counter/divider IC like the SY100EP33VKG ...
- 43
1
vote
0
answers
298
views
Are there any published values for GPIO slew rate or rise/fall times on ESP32?
Are there any published values for GPIO slew rate or rise/fall times on ESP32? I had a look at the datasheets and couldn't find any. I also couldn't find any measurements elsewhere. Have Espressif ...
- 10.6k
4
votes
1
answer
885
views
LTspice capacitor bug?
I know that capacitor slows the rise of voltage, but why is this not happening in the LTspice simulation?
I got the input voltage at the output instantly.
- 95
2
votes
2
answers
218
views
How to speed up rise time on logic shifter?
I am trying to boost a 3.3V data signal to 5V, and I'm using a logic shifter to achieve that. Basically, I'm trying to drive WS2813 LEDs, and the data line needs something close to Vdd (5V) to read ...
- 31
3
votes
3
answers
254
views
Meaning of time parameters in control theory
I know in control theory there are different time parameters, but I'm not sure why they are used and defined that way, with my main doubts being about rise time; definitions from here:
Delay time (td)...
- 212
-1
votes
2
answers
148
views
Does time constant or rise time concept apply in transformers as well? [closed]
I am new to electrical engineering.
I have made a transformer where I kept one primary and two secondaries, there's an air gap between the primary leg and secondaries on toroidal core, you can watch ...
- 129
1
vote
1
answer
253
views
Rise time and fall time of P-Channel FET
I have tied the gate to a 10 kilo-ohm pull-up resistor, as shown below. The FET I am using is the NTD2955T4G. The control signal is a control PCB. The output of the control PCB has a low side switch ...
- 1,865
-1
votes
1
answer
304
views
Ideal op-amp used as a digital buffer: rise time
Vo = Vin, so the rise time for both should be the same, but the capacitor takes some time charging.
How can I find the charging time without any other information here?
- 1
1
vote
1
answer
229
views
Long rise time on UART RX line
I'm attempting to replace a controller unit (based on an STM32F1) with my own design (based on ESP32), but I'm stuck at the UART RX (seen from the controller side). The rise time of the signal is too ...
- 159
5
votes
1
answer
220
views
Unexpected voltage spikes at output of PFET on falling edge
I have the circuit shown below:
I want this circuit to switch between 2.5V and 3.6V at the drain of the PFET when I input a square wave into the gate of the PFET.
I would expect that this circuit ...
0
votes
0
answers
346
views
LVDS rise/fall time measurements - confused
In a document I found they mention that the rise/fall times are measured over 20-80% of the signal. They mention that the common mode is 1.2V with a output voltage swing of 350mV.
This all makes sense,...
- 189
5
votes
4
answers
4k
views
Root Sum Square
Can anyone in a simple way explain why this formula works. It is the Root Sum of Squares where you square your values then add together then take the square root. It seems to be used quite a lot in ...
- 157
0
votes
3
answers
319
views
Limiting PWM rise and fall time
We're generating a PWM signal at about 2000 Hz whose rise and fall times we need to limit to about 40 us, so it can pass through ordinary audio stages without distortion / ringing.
The PWM signal is 0-...
- 213
2
votes
1
answer
691
views
Rise time vs Slew Rate
I am using this device which is a LS1046. It list slew rate as 1V/ns to 4V/ns.
It is measured over a region of .35XOVDD to .65XOVDD where OVDD is 1.8V
So over the range of .63V to 1.17V which is .54V
...
- 189
1
vote
1
answer
128
views
What determines the rise time of a digital signal?
What are the factors that determine or affect the rise time of a digital signal?
- 97
0
votes
0
answers
190
views
Using a pull-up resistor and considering rise time for IC input
I have a FPGA based design in which the FPGA is interfaced with several ICs. The I/Os of the FPGA and most of the ICs are 3.3V, except from one where the I/Os are 1.8V. While there is no problem for ...
- 121
1
vote
3
answers
813
views
Alternative to optocoupler in circuit design
I have designed a circuit that drives a +/- 20 to 30 peak to peak external signal received as an input to 16 different outputs.
Another requirement is that I have to be able to switch the state of ...
- 13
1
vote
1
answer
111
views
Problem with the fall time of op-amp
I am designing a "simple" current source using an op-amplifier. My question is why is my fall time looking like that:
What do I need to reduce the fall time? Here is the schematic:
0
votes
2
answers
179
views
What rise time should pulse have to have desired pulse width [closed]
I have a question regarding my high speed laser driver. I want to have 10ns width pulse. What rise/fall time I would need to have that I can say I still have 10ns pulse. Is there any percentage that ...
0
votes
2
answers
159
views
Minimizing pulled open collector output rise time on 74LS09
I have a circuit that calls for one open collector buffer for driving a shared line (/WAIT via Zilog Z80) and one typical AND gate. I've consolidated these into a single 74LS09 open collector quad 2-...
- 127
0
votes
0
answers
55
views
Understanding photodiode modes and practical effect on noise vs response time tradeoffs for audio applications
I am an experimental musician with admittedly very little electronics experience (but I do have a mathematics degree) trying to find a decent photodiode for a project where I send audio signals via ...
- 1
1
vote
2
answers
645
views
Very short rise and fall time with relay
My question is related to the question here. I need very fast rise and fall time (below 2ns) and pulse width of 50ns. Load is 50ohm and voltage is 250V. I have achieved the rise time with a mercury ...
- 79
2
votes
1
answer
299
views
Clock line of SDIO bus has worse rise/fall time than rest of bus
I have an ATWILC3000 wifi module connected to a Raspberry Pi Compute Module 3+ over 4-bit SDIO. It's throwing a lot of bus errors at higher frequencies (currently running at 1 MHz for stability when ...
- 1,713
1
vote
0
answers
231
views
Fast rise time reed relay
I am currently working on a project related that I asked before here. The purpose is to have 2ns rise time 30ns pulse width at 250V (with 50ohm load). Repetition is 30hz.
I tried avalanche transistor ...
- 79
2
votes
0
answers
235
views
Fast switch rise time techniques
This question is continuation of this question: High Frequency Square Wave Generator
I am trying to drive a 400V supply and 50ohm load with an RF MOSFET which has a rise time of 3-4 ns and fall time ...
- 79
0
votes
0
answers
131
views
How to calculate the rise time?
The figure shows a modification, from state A to state B, carried out on the cell at the output of circuit (X).
In both cases, the voltage at point A is the same. The transistors M1 and M2 keep the ...
- 1
4
votes
0
answers
116
views
Can I calculate minimum rise time of a transmission line if I know the length and the loss tangent?
Overview: I am trying to work out if it's possible to transmit my 1.2Gbps MIPI data down a 600mm long flexible PCB strip. Assuming I have the impedance correct, will the signal still be degraded by ...
- 27.1k
0
votes
2
answers
494
views
Timing specifications in a communication protocol
I am having this I2C EEPROM Chip from Onsemi - CAT24C
In table 6, AC Characteristics of the datasheet, only the Minimum time is provided for the SCL clock low and high period.
My questions :
Not ...
user220456
1
vote
1
answer
213
views
RC Time Constant simulator
I am trying to write a simple simulation of a Resistor / Capacitor network. I need to calculate the voltage across the capacitor as the input moves up and down.
The problem is that there is two ...
- 123
1
vote
3
answers
384
views
CMOS inverter in series
I have the circuit below.
Now my question is: why the rise time and fall time measured on Vout are the same as in a circuit using only one inverter gate?
I know the propagation delay is the sum of ...
- 27
1
vote
1
answer
434
views
Relationship between harmonic's amplitude and square wave's Tr and Pw
I started reading this TI guide on high speed layout guidelines and had some question on the theory of clock signals (pages 2 and 3).
From the image below it's clear that the amplitude of the first ...
- 744
2
votes
1
answer
547
views
Pullup Rise Time On AVR External Interrupt
Background
I am designing a simple lamp dimmer using the Atmel ATTiny441 microcontroller. To this end, I have designed a very basic zero-cross detector which feeds the external interrupt pin (INT0) ...
- 167
1
vote
2
answers
1k
views
Op-Amp Unity Gain Frequency
I'm tasked with finding the unity gain frequency of an op-amp using the datasheet specs provided to me (just a homework exercise, not a real op-amp). There is no direct spec given for "Unity Gain ...
- 670
0
votes
2
answers
251
views
What does fall and rise of clock mean?
Im new to electronics. In fact, I'm a computer scientist looking into embedded systems.
I am going through Vol. 1 of Jonathan Valvano's book on embedded systems and got stuck when i read on Gated D ...
0
votes
1
answer
462
views
Finding Rise time and Fall time with Slew Rate Specification
I am using this QSPI Flash Memory IC
I'm operating the QSPI clock at 48MHz. I am probing the Clock and Data signals in my scope.
On Table 54 which is on Page 128, we have Rise time and fall time ...
user220456
8
votes
1
answer
328
views
How do I calculate rise times for a push pull GPIO with load with hand calculations?
simulate this circuit – Schematic created using CircuitLab
This is a simplified example of a push pull GPIO found in most microprocessors, with a load attached.
Using the capacitance and ...
- 76.4k
3
votes
1
answer
613
views
How to correctly set logical high level on a PS/2 port?
I'm trying to make a keyboard emulator on ATmega16A. I'm currently implementing logical low as output-zero, and, since the host(?) is supposed to pull up the line, I send logical high state as input ...
- 854
0
votes
1
answer
93
views
FRR Measurement
When I try to measure the FRR (time delay in the rising edge of two pulses) between two channels of a GES-2074A GW-Instek digital oscilloscope, it varies depending on the time resolution. First, I ...
- 101
1
vote
2
answers
1k
views
How does risetime affect transmissionline effects?
How do rise and fall times affect reflection in a transmission line?
Reflection will occur with shorter lengths as rise times becomes shorter, does this mean risetime effects the wavelength of a ...
- 159
0
votes
2
answers
817
views
Rise time for 2 MHz SPI clock signal driven by an Arduino Micro
Could someone tell me what a typical rise time would be for a 2 MHz SPI clock signal driven by an Arduino Micro (ATmega32U4), off the SCK pin? An actual measurement would be preferable, but I do not ...
- 173
0
votes
1
answer
271
views
Is there a difference between rise and fall time and modulation frequency
I was wondering if there was a difference between modulation frequency and rise and fall times of a laser diode or LED? If a laser had a modulation frequency of 100MHz would that be the same as a rise ...
- 113
0
votes
1
answer
54
views
TLC5926IPWPR Clock width
I'm using the TLC5926IPWPR in a design. It uses an SPI interface. The TLC5926IPWPR chip is on a separate PCB than the MCU that is controlling it. The Clock and SDO pin must go through a cable about a ...
- 314
2
votes
2
answers
295
views
How to increase voltage rise time for micro controller?
I am working with a micro controller which has this written in its data sheet:
"A step increase in supply voltage of 300 mV or more, with rise time of 300 ms or less, within the valid supply range, ...
- 53
2
votes
1
answer
2k
views
High voltage nanosecond pulse generator
I am trying to build a PCB based pulse generator that can produce a pulse with a width of about 100 ns and 500V-1000V peak amplitude to a 50 ohm resistive load. I will use the circuit for burst pulse ...
- 73