Questions tagged [sample-and-hold]

Anything related to sample and hold (S/H) circuits. S/H circuits are analog circuits whose purpose is that of sampling the instantaneous value of an analog signal and store that value for a predefined period of time. They are sort of analog memory circuits, and they are often employed as the first stage of analog to digital converter systems.

Filter by
Sorted by
Tagged with
0 votes
1 answer
68 views

Matlab: spectrum analyzer does not display the output from "Sample and hold block"

I try to use the Sample and Hold function, to show its output on the spectrum analyzer. But it gives me this error "Spectrum cannot be displayed for continuous or infinite sample times", ...
user avatar
0 votes
0 answers
26 views

Matlab model: Continuous & Discrete-Time behaviour of a Switched-Cap. Integrator circuit

I would have the following question at the end of this text. To bring everyone to a common understanding, I need to first develop it a bit and make some statements. I tried to be as precise and short ...
user avatar
0 votes
1 answer
47 views

Sample and Hold -- Lower Voltage Ignoring Sample Signal

I've built the following sample-and-hold circuit on a breadboard: When I input a larger voltage than is currently stored across C1, the circuit works perfectly; it waits for the Sample signal, at ...
user avatar
0 votes
1 answer
64 views

The input buffer of a Sample and Hold

In a Sample and Hold circuit, I know that the buffer amplifier after the capacitor keeps the capacitor from discharging because of its high impedance and causes the output voltage to be equal to the ...
user avatar
  • 37
0 votes
0 answers
112 views

Why this sample and hold circuit does not hold right

I try to test this circuit and I get the following behaviour: a. with MOSFET gate floating the voltage at the input propagates to the output with some delay. b. with 12V on MOSFET gate the voltage at ...
user avatar
  • 571
2 votes
3 answers
134 views

Why is voltage across sampling capacitor going below 0V

I am trying to design a sample and hold circuit for a project, but I am not understanding some of the results for my current simulation. When my control signal (V1) is turned off, the voltage over the ...
user avatar
3 votes
2 answers
238 views

What is the difference between sampling time and sampling interval and sampling rate?

I understand that ADC sampling time is the ADC clock cycles for which the sample and hold capacitor is charged up to the channel input voltage. This is a configurable parameter and its value ranges ...
user avatar
0 votes
1 answer
73 views

Sharing sensor analog output with multiple ADC for digitization

I am using a pressure sensor, MPVZ4006GW6U, and I have an unique requirement where by I need to share this sensor's output with multiple ADC (say ADC128 from TI) for digitization. Each ADC is ...
user avatar
  • 1,116
0 votes
0 answers
64 views

LTspice peak detector analysis: Time step too small

I made a peak detector with a test file in LTspice. Here is the diagram: When running the test file, I ran into this an error message: Time step too small; time = 0.011, timestep = 1.26068e-017: ...
user avatar
  • 23
1 vote
0 answers
82 views

Sample and hold & analog shift register

I have this circuit (see first picture.) it's an analog shift register where instead LF386 I use LF398H. This circuit must provide an hyperchaotic behavior for initial conditions x1(0) = l, x2(O) = O....
user avatar
  • 21
3 votes
1 answer
112 views

How to compare Matlab/Theory <=> Cadence: Switched-cap. Integrator: Mag & Phase

I tried to compare the simple switched-capacitor integrator below, between Cadence and Matlab (at the end acting as a simple loop-filter for a delta-sigma). I am stuck now on the point of how to ...
user avatar
0 votes
1 answer
86 views

Switched capacitor sample and hold circuit as as mixer

I am trying to find out how important the "hold " level in a sample and hold down-conversion mixer is. If the level is decreased, will it lead to any loss? Out of these three subfigures, ...
user avatar
1 vote
2 answers
191 views

Saving a voltage with ONLY analog components. Best idea?

I am challenging myself to create an analog voltage storage device. I came up with some ideas and I would like some inputs on what is bests and maybe new ones. Ideally, I could store a voltage in a ...
user avatar
2 votes
1 answer
177 views

Peak hold circuit

I'm testing my peak hold circuit with both LTspice and real one. When inputting a pulse of 500 mV, LTspice gives 800 mV (green one in upper left) as peak hold. However, real circuit, which is designed ...
user avatar
1 vote
1 answer
405 views

Calculate number of ADC clock cycles required for sample time

I'm working with a micro, which has a 12-bit ADC. I am using this ADC to sample a 125Hz signal, with a duty cycle that ranges from 0-100. On the rising edge of that PWM signal, the ADC will collect a ...
user avatar
0 votes
2 answers
69 views

Why computers can be modeled as sample and hold system

I was reading digital control system from book by Norman S.Nise and in book it is written that "computers can be modeled as a sample and hold system " Isn't computer is discrete time system ...
user avatar
  • 1,124
0 votes
0 answers
56 views

Conditional analog sample and hold (analog override?) - circuit suggestion request

Preamble: I have a LED driven by an opamp-based constant current source (CCS). It works fine, I can set up current required and it is reasonably stable. The problem is, that LED forward voltage drops ...
user avatar
  • 769
4 votes
3 answers
291 views

DAC multiplexer glitch

UPDATE 20th May: Swapped the analog output regulator for an AZ1117-EH based on Peter Smith's suggestion, removed C1306, so now the 3.3VA output should be ok at least based on the datasheet. However, ...
user avatar
  • 1,107
2 votes
1 answer
762 views

Sample and hold circuit giving distorted output

I'm making a sample-and-hold circuit for a 3 bit Flash/Parallel ADC and to allow the conversion to have enough time to happen I want to maintain the input voltage steady for the duration the ...
user avatar
2 votes
1 answer
210 views

How do these diodes prevent opamp from saturation?

I cannot understand how the clamping diodes prevent opamp from saturation when the switch/FET is off in the following sample-and-hold circuit: I only know that if the negative feed back of an opamp ...
user avatar
  • 1,283
1 vote
0 answers
59 views

Data path in logic circuit

In the fig below is the path from CLK of 1st FF to Output(DataOut1) a valid data path. If so why is it not shown? Is it because its just the combination of PATH2 and PATH3? Thanks.
user avatar
0 votes
0 answers
108 views

Buffer requirements for S/H circuits

I am trying to solve question 11.10 which is taken from 2001 GATE IN paper. So I think the answer is (a) because the input buffer which faces the analog input needs a higher slew rate in order to ...
user avatar
  • 337
0 votes
1 answer
260 views

Bypass Gate-to-trigger-converter via switching jack

Goal I like to trigger a LF398 Sample-and-Hold IC via a 3.5mm Jack (modular synthesizer). The desired behaviour would be: if a cable is plugged in, incoming signals will be converted to short ...
user avatar
  • 165
2 votes
1 answer
105 views

Digital sample and hold synced with a CLK

So I though this should be pretty straightforward, but apparently it's not. Supposed we have a digital async input signal and a CLK. I want to sample the given input signal on every rising (or ...
user avatar
1 vote
2 answers
164 views

Create a pulse that is active from ~0.3 to 0.4 times the clock period

I'm sorry if the phrasing is somewhat weird, but the question is hard to articulate. I've created an IC Sample-and-Hold where I have a hold capacitor at the output. I want to charge this capacitor ...
user avatar
0 votes
1 answer
772 views

Acquisition time of sample & hold circuit

What determines the acquisition time of a sample and hold circuit? For example if I had wanted to design a circuit that samples at every 0.1 second intervals what would limit and affect the desired ...
user avatar
2 votes
1 answer
331 views

Why is my Sample and Hold circuit not working

I have two of these circuits on a board which are both behaving identically. ie. neither is holding a sampled voltage but rather just passing the input directly to the output (indicated as with the ...
user avatar
3 votes
1 answer
110 views

What will it happened when capacitance is almost the same as parasitic capacitance

I make a sample and hold (IC design),and it is combined with transmission gate and a 550fF capacitor,and my classmate told me that my capacitor is too small,almost the same as the parasitic ...
user avatar
  • 307
0 votes
1 answer
46 views

What kind of wave should i feed the input of sample and hold,which is in the sar adc

There is sample and hold in the sar adc,but i am not sure that i should feed a ramp wave or sine wave to the sample and hold? Are there any relations to sar adc output and sample and hold input wave?
user avatar
  • 307
8 votes
7 answers
4k views

How to achieve analog zero-drift sample and hold for hours?

This so-called "zero drift" opamp droops .001V/sec, at temp 85C with a 1 uF cap. If I'm reading the spec correctly, that's 3.6V/hour! http://www.ti.com/lit/ds/symlink/lf398-n.pdf Is there a method ...
user avatar
-1 votes
2 answers
69 views

The output change when i connect it with the other circuit

Two symbols are the same sample and hold,so Theoretically their ouput should be the same,but as we see,when i connect it with a comparator,the output of sample and hold totally change. Why?How do i ...
user avatar
  • 307
1 vote
1 answer
252 views

The output buffer of sample and hold

I saw some sample and hold circuits from the Internet,and i find there will be a buffer in the output,so i want to ask what does that buffer do for the sample and hold,can i use two stage amplifier as ...
user avatar
  • 307
0 votes
1 answer
72 views

Analog to digital controller-Sampling rate

One method to design a controller for a digital control system is to first design it in the s domain and then convert it. However, choosing a suitable sampling period is important. In most problems ...
user avatar
0 votes
1 answer
734 views

How can I change the reference voltage and resolution of SAMPLE and HOLD block in LTSpice?

I have a question about LTSpice. I put a Sample & Hold block in a sheet to quantize a continuous sine signal like below: But the resolution is not desired. I have a 16-Bit ADC with a 1v reference ...
user avatar
1 vote
2 answers
90 views

Measuring pulses, options for accumulate samples after trigger

I have a circuit that amplifies pulses and the goal is to measure them with a MCU's ADC in lowest possible power. The pulses width are about 100uS and I am interested about their peak amplitude. Now ...
user avatar
  • 481
2 votes
1 answer
13k views

Track vs Sample and hold

This is the output of both track and hold and sample and hold. But when I searched for its circuit I am getting the circuit I have shown below for both. So my question is if the circuit for sample ...
user avatar
  • 139
1 vote
0 answers
476 views

Sampling analog signal at 100 kHz with raspberry pi

I want to sample a ultrasonic wave at 100 ksps. Currently I am using a Raspberry Pi and an external ADC communicating with each other via I2S at 96 kHz. Since the Raspberry Pi cannot support higher ...
user avatar
3 votes
2 answers
966 views

Sample & Hold circuit not working for negative half cycle

I have made a Sample & Hold circuit using Multisim but after simulating oscilloscope showing sampled version of input waveform for positive half cycles only. I have used MOSFET as a switch with ...
user avatar
0 votes
1 answer
108 views

PSRR - Testing Fixture

I have to design a PSRR test fixture with a 2.4KHz signal imposed on a dc power supply. I can do it using a bias tee at rf but the size of the components at audio confound me. The application is a ...
user avatar
1 vote
2 answers
286 views

Output of Sample and Hold Circuit

I'm having a bit of a problem figuring out how this sample and hold circuit works. I am to calculate \$V_\text{out}\$ if (a) \$A\$ is infinite and if (b) \$A\$ is finite. \$A\$ is the open-loop gain ...
user avatar
2 votes
4 answers
3k views

High Frequency (16 Mhz-48 MHz) Peak Hold/Envelope Detector Circuit?

I'm trying to make a peak hold circuit for a very high frequency bandpass filter that needs to be able to operate at 16 Mhz, 40 Mhz, and 48 Mhz. I've singled out the peak hold part of my overall ...
user avatar
-1 votes
1 answer
628 views

holding nano second pulse amplitude for measuring its amplitude [closed]

My design problem demands me to read the amplitude level of a 10ns pulse, for which I am trying to find multiple techniques that may be helpful. input parameters: ...
user avatar
  • 680
5 votes
1 answer
329 views

How do I prolong the reed switch output time

I put a reed switch ( https://en.wikipedia.org/wiki/Reed_switch ) on the handle of a measuring wheel (perambulator). The reed switch will be activated up to around 20 times per second (every 50 ms). ...
user avatar
  • 53
1 vote
2 answers
2k views

Sample and Hold Circuit Capacitor Value

I am simulating a basic sample and hold circuit in TI TINA. The op amp is TI TLV333. The parameters are: Vin - 1Hz - DC:150mV - Amplitude:1.3mV Switching frequency:100Hz The following two plots ...
user avatar
2 votes
1 answer
945 views

How does this sample and hold circuit work?

What role does the 30k resistor play in the LF398? How would that resistor eliminate any offsets introduced by the op-amps in a circuit like this one: On this ...
user avatar
  • 245
1 vote
3 answers
966 views

ADC undersampling AND oversampling

I need to accurately measure a narrow band signal (of about 200Hz) centered in a part of spectrum that is many times its band (at about 20kHz). I have only a 12 bit ADC that is relatively fast (5 MSPS)...
user avatar
  • 93
1 vote
1 answer
79 views

multilevel storage elements

I've been experimenting with three-valued logic (yeah, I know) and have had quite a bit of success by using voltage comparators to implement the combinatorial logic. All 27 1-input gates and many ...
user avatar
17 votes
3 answers
10k views

Exactly what is the role of the zero-order hold in a hybrid analog/digital sampled-data system?

I'll admit, I am asking this question rhetorically. I am curious what answers will come back out of this. If you choose to answer this, make sure you understand the Shannon-Nyquist sampling theorem ...
user avatar
2 votes
1 answer
1k views

BJT sample and hold circuit for 50 MHz clock

I've designed a sample and hold circuit (as shown in the snapshot of the circuit attached) but i'm having slew rate problems, if I try to adjust the slew rate (by adjusting the capapacitor and ...
user avatar
  • 21
0 votes
2 answers
179 views

ADC input enable register

For a Hcs129s12 micro-controller ADC (please see the image) , the sample-and-hold stage accepts analog signals from the input multiplexer and stores them as a charge on the sample capacitor. The ...
user avatar
  • 654