Questions tagged [sample-and-hold]

Anything related to sample and hold (S/H) circuits. S/H circuits are analog circuits whose purpose is that of sampling the instantaneous value of an analog signal and store that value for a predefined period of time. They are sort of analog memory circuits, and they are often employed as the first stage of analog to digital converter systems.

15 questions with no upvoted or accepted answers
Filter by
Sorted by
Tagged with
3
votes
1answer
48 views

How to compare Matlab/Theory <=> Cadence: Switched-cap. Integrator: Mag & Phase

I tried to compare the simple switched-capacitor integrator below, between Cadence and Matlab (at the end acting as a simple loop-filter for a delta-sigma). I am stuck now on the point of how to ...
1
vote
0answers
49 views

Sample and hold & analog shift register

I have this circuit (see first picture.) it's an analog shift register where instead LF386 I use LF398H. This circuit must provide an hyperchaotic behavior for initial conditions x1(0) = l, x2(O) = O....
1
vote
0answers
38 views

Data path in logic circuit

In the fig below is the path from CLK of 1st FF to Output(DataOut1) a valid data path. If so why is it not shown? Is it because its just the combination of PATH2 and PATH3? Thanks.
1
vote
0answers
399 views

Sampling analog signal at 100khz with raspberry pi

I want to sample a ultrasonic wave at 100 Ksps. Currently i am using Raspberry pi and an external adc communicating with each other vis I2S at 96Khz. Since raspberry pi cannot support higher speed ...
0
votes
0answers
24 views

LTspice peak detector analysis: Time step too small

I made a peak detector with a test file in LTspice. Here is the diagram: When running the test file, I ran into this an error message: Time step too small; time = 0.011, timestep = 1.26068e-017: ...
0
votes
0answers
26 views

Why is the signal at X getting distorted at the input of the mixer (node “X” as shown in figure)

If the signal at X is different from the signal at Y or the pure sine (transient difference) at Y gets distorted at the X, then the sample and hold operation of the input sine wave is not happening ...
0
votes
0answers
173 views

Specification of TL07X op-amp, and its hold circuit

I'm using a "TL07xx low-noise FET-input operational amplifier." I would like to get an amplification of 100 ~ 300 by configuring the feedback loop; a feedback capacitor or resistor for a ...
0
votes
1answer
51 views

Switched capacitor sample and hold circuit as as mixer

I am trying to find out how important the "hold " level in a sample and hold down-conversion mixer is. If the level is decreased, will it lead to any loss? Out of these three subfigures, ...
0
votes
0answers
35 views

Significant Oscillation/Instability at Output of AD783JQ Sample and Hold

I am currently working with an AD783JQ sample and hold chip and am trying to characterize its functionality and familiarize myself with its operation before applying it to my project. I believed that ...
0
votes
0answers
45 views

Conditional analog sample and hold (analog override?) - circuit suggestion request

Preamble: I have a LED driven by an opamp-based constant current source (CCS). It works fine, I can set up current required and it is reasonably stable. The problem is, that LED forward voltage drops ...
0
votes
0answers
95 views

Buffer requirements for S/H circuits

I am trying to solve question 11.10 which is taken from 2001 GATE IN paper. So I think the answer is (a) because the input buffer which faces the analog input needs a higher slew rate in order to ...
0
votes
1answer
179 views

Bypass Gate-to-trigger-converter via switching jack

Goal I like to trigger a LF398 Sample-and-Hold IC via a 3.5mm Jack (modular synthesizer). The desired behaviour would be: if a cable is plugged in, incoming signals will be converted to short ...
0
votes
1answer
42 views

What kind of wave should i feed the input of sample and hold,which is in the sar adc

There is sample and hold in the sar adc,but i am not sure that i should feed a ramp wave or sine wave to the sample and hold? Are there any relations to sar adc output and sample and hold input wave?
0
votes
1answer
65 views

Analog to digital controller-Sampling rate

One method to design a controller for a digital control system is to first design it in the s domain and then convert it. However, choosing a suitable sampling period is important. In most problems ...
0
votes
1answer
85 views

PSRR - Testing Fixture

I have to design a PSRR test fixture with a 2.4KHz signal imposed on a dc power supply. I can do it using a bias tee at rf but the size of the components at audio confound me. The application is a ...