Questions tagged [sequential-logic]

A digital logic circuit containing feedback, in which outputs depend not only on present values of inputs but also on past values. Sequential logic is used to implement state. Contrast with "combinatorial logic", where outputs depend only on present values of inputs, and there is no feedback.

Filter by
Sorted by
Tagged with
1
vote
2answers
48 views

Trigger based on Time Difference between two sensors / Catch a Miss on sensor

I have two Sensors S1 and S2, S1 is a 24v inductive proximity sensor which i isolated using octocoupler to work at 5v and S2 is a transmissive type phototransistor sensor, both are placed at a fixed ...
0
votes
0answers
21 views

Starter in sequential logic circuit - traffic light control [on hold]

I am a starter in sequential logic circuits and facing problems in my first project. The project is about designing a two-way traffic light system using logic gates (OR, AND, NOT etc.) and flip flops (...
2
votes
2answers
58 views

Finite State Machine and Reset Signal

let's consider a certain finite state machine, for instance a Mealy Machine: I was told that it cannot work properly in absence of a reset signal (for the State Register), since we would not know the ...
0
votes
1answer
64 views

Digital Logic Design - Sequential Circuits

The circuit diagram below is in a stable state because of the two inverters. Why and how did it reach a stable state?
1
vote
2answers
109 views

Digital Logic Design [duplicate]

Consider the circuit diagram below. What will happen if at some instant the inverter input is zero?
0
votes
2answers
145 views

Are Verilog if blocks executed sequentially or concurrently?

I'm learning Verilog with some background in VHDL and C. I would like to know if Verilog if blocks are executed concurrently or not, and if this is IDE- or vendor-dependent. For example, are the ...
0
votes
1answer
49 views

JK flip flop PRESET and CLEAR function

I understand that Preset and Clear inputs are asynchronous inputs which means whenever Clock signal is low one of them can immediately set the output to 1 (Preset) or to 0 (Clear) (assuming they are ...
0
votes
1answer
35 views

Setup and hold in flipflops

Usually the data launched at 1st clock edge will be captured at 2nd clock edge. But Is it possible to launch at 1st edge and capture data in same clock edge? The clock to capture flip flop is delayed ...
0
votes
0answers
49 views

D flip-flop sequencer to light three LEDs up sequentially together and then turn them all off

This circuit should turn on three lights sequentially whenever there is a high logic level until all are lit and then turn them all off, restarting the cycle. It seems the following sequencing ...
1
vote
1answer
39 views

Sequential circuit: What does state mean exactly?

I have read some posts like: What is state in a sequential circuit? about explaining what a state is in the sequential logic circuit. But the responses are pretty much the same as those ones in my ...
0
votes
1answer
50 views

Can I do this in Multisim?

Here is sequential circuit I want to simulate in Multisim: Pay attention to AND gates which I labeled with red numbers. Inputs to first gate are X and Q1, to second X and Q2 and to third X and ...
0
votes
0answers
51 views

Priority Encoder with Memory

I am looking for some kind of pin channel selector design for 16 signals, 0-5V. When a specific signal got high, I should get its number (address) over a 4 pins address. No simultaneous highs will ...
0
votes
0answers
44 views

Analysis of Sequential Circuits - Derive the state Equations from the Diagram

How can I derive boolean expression for this diagram? This is my answer: D0 = Cnt ⊕ Z D1 = ZCnt' + ZQ'Cnt + ZCntQ' For D1, I don't know what will be the expression if the input came from ...
1
vote
3answers
59 views

Is there a circuit that outputs high indefinitely once one high is received by the circuit? [duplicate]

Apologies if the question is worded oddly/weirdly, but specifically I have a comparator with an unstable output which I know could be fixed with hysteresis, but I would rather just have some circuit ...
0
votes
0answers
20 views

Customized Counter with D-flipflop [duplicate]

How to design a state diagram for a customized counter eg (1 >> 3 >> 5 >> 6 >> 7) and stop at 7, how can i implement the state diagram of this function? what will be the state of the unused state ...
1
vote
1answer
98 views

Design a T flip flop and draw the asynchronous state diagram

I am supposed to design a T flip flop using logic gates (asynchronous sequential circuit) and also draw the state diagram. I don't really understand why the output doesn't change from 0 to 1 when ...
0
votes
1answer
55 views

Using 2 Data Flip Flops to create an up counter from 0 to 3 and repeats

I've done most of the legwork. I've got this design working using 2 set reset(SR) flip flops, but I need to make it using 2 data flips, a.k.a D flip flops. What I did: Note the numbers not in ...
1
vote
0answers
41 views

Problem based on Latches (Sequential Circuits)

I am trying to solve the following question: I want to know: If the truth table for \$ Q_{n+1}\$ and \$\bar Q_{n+1}\$ is correct. I have found out the Reset and \$Q_{n}\$ conditions. However, I see ...
2
votes
0answers
71 views

I’m having trouble solving this digital circuit. Help!

I need to design sequential logic circuit from this state diagram using only 2 D-latches. And this is my attempt: If I put it in the simulator it just gives me error and wont count. I assumed that ...
2
votes
0answers
37 views

Motor Control - Counter design for the control circuit

I want to design a Johnson/ring counter circuit for control of my sr motor. Until now I have got this information, which I have tabulated in the following waveforms I am attaching for the reference:- ...
0
votes
2answers
390 views

How does an RS-latch work in the presence of propagation delays?

I've long wondered how an RS-latch can work, given the existence of propagation delays. If the nor-gates have non-zero propagation delays (aka gate delays), wouldn't it need to be the case that: The ...