Stack Exchange Network

Stack Exchange network consists of 175 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Visit Stack Exchange

Questions tagged [sequential-logic]

A digital logic circuit containing feedback, in which outputs depend not only on present values of inputs but also on past values. Sequential logic is used to implement state. Contrast with "combinatorial logic", where outputs depend only on present values of inputs, and there is no feedback.

1
vote
1answer
34 views

Sequential circuit: What does state mean exactly?

I have read some posts like: What is state in a sequential circuit? about explaining what a state is in the sequential logic circuit. But the responses are pretty much the same as those ones in my ...
0
votes
1answer
50 views

Can I do this in Multisim?

Here is sequential circuit I want to simulate in Multisim: Pay attention to AND gates which I labeled with red numbers. Inputs to first gate are X and Q1, to second X and Q2 and to third X and ...
0
votes
0answers
49 views

Priority Encoder with Memory

I am looking for some kind of pin channel selector design for 16 signals, 0-5V. When a specific signal got high, I should get its number (address) over a 4 pins address. No simultaneous highs will ...
0
votes
0answers
32 views

Analysis of Sequential Circuits - Derive the state Equations from the Diagram

How can I derive boolean expression for this diagram? This is my answer: D0 = Cnt ⊕ Z D1 = ZCnt' + ZQ'Cnt + ZCntQ' For D1, I don't know what will be the expression if the input came from ...
1
vote
3answers
58 views

Is there a circuit that outputs high indefinitely once one high is received by the circuit? [duplicate]

Apologies if the question is worded oddly/weirdly, but specifically I have a comparator with an unstable output which I know could be fixed with hysteresis, but I would rather just have some circuit ...
0
votes
0answers
20 views

Customized Counter with D-flipflop [duplicate]

How to design a state diagram for a customized counter eg (1 >> 3 >> 5 >> 6 >> 7) and stop at 7, how can i implement the state diagram of this function? what will be the state of the unused state ...
1
vote
1answer
82 views

Design a T flip flop and draw the asynchronous state diagram

I am supposed to design a T flip flop using logic gates (asynchronous sequential circuit) and also draw the state diagram. I don't really understand why the output doesn't change from 0 to 1 when ...
0
votes
1answer
52 views

Using 2 Data Flip Flops to create an up counter from 0 to 3 and repeats

I've done most of the legwork. I've got this design working using 2 set reset(SR) flip flops, but I need to make it using 2 data flips, a.k.a D flip flops. What I did: Note the numbers not in ...
1
vote
0answers
40 views

Problem based on Latches (Sequential Circuits)

I am trying to solve the following question: I want to know: If the truth table for \$ Q_{n+1}\$ and \$\bar Q_{n+1}\$ is correct. I have found out the Reset and \$Q_{n}\$ conditions. However, I see ...
2
votes
0answers
68 views

I’m having trouble solving this digital circuit. Help!

I need to design sequential logic circuit from this state diagram using only 2 D-latches. And this is my attempt: If I put it in the simulator it just gives me error and wont count. I assumed that ...
2
votes
0answers
32 views

Motor Control - Counter design for the control circuit

I want to design a Johnson/ring counter circuit for control of my sr motor. Until now I have got this information, which I have tabulated in the following waveforms I am attaching for the reference:- ...
1
vote
0answers
48 views

Can we apply state reduction to a state table having more than 1 input?

Consider the following state diagram: I assigned states as follows: a=00 b=01 c=10 d=11 But when I attempted to reduce the table, I realized that: Some present states do have the same next state ...
0
votes
2answers
333 views

How does an RS-latch work in the presence of propagation delays?

I've long wondered how an RS-latch can work, given the existence of propagation delays. If the nor-gates have non-zero propagation delays (aka gate delays), wouldn't it need to be the case that: The ...