Questions tagged [sgmii]

Serial Gigabit Media Independent Interface (SGMII)

Filter by
Sorted by
Tagged with
0
votes
1answer
25 views

sgmii auto negotiation - how long should this take?

I am working with LWIP - and an 1G marvell phy, m88e1111 - connected to a Microsemi SmartFusion 2 FPGA design using 10b8b (aka: TBI) interface. I'm doing something wrong with the auto negotiation and ...
0
votes
1answer
204 views

The SERDES/transceiver design inside the Ethernet MAC controller

I'm a little confused about the "SERDES" interface between MAC and PHY chip, and I drew some figures to illustrate the connections which confuse me as shown below. The MAC controllers in 3 figures are ...
1
vote
1answer
108 views

How to connect CPU with RGMII pins to an LTE module that takes only SGMII signals?

The Hi3519 Hisilicon CPU has RGMII pins. We are trying to connect it to the EC21 LTE Module from Quectel which contains SGMII pins. Would using two Realtek RTL8201F-VB-GG PHY chips with magnetics ...
3
votes
1answer
211 views

Broadcom Ethernet PHY link-up issue

We are using BCM5482SA2KFBG PHY for ethernet link in SGMII mode by selecting INTSEL = 2'b10. The PHY was supposed to establish a link upon power up using Autonegotitation without any management ...
0
votes
1answer
140 views

SGMII to 100BASE-FX

I need to connect seventh port (SGMII) of KSZ9477S switch to AFBR5803AQZ optical transceiver (It's 100 Mbps). I wanted to use PHY with SGMII interface and fiber mode (VSC8658XHJ), but it's too ...
0
votes
1answer
1k views

Purpose of QSGMII

I do not understand the purpose of QSGMII. QSGMII is supposed to combine 4 SGMII signals from 4 MACs into 1 QSGMII signal at 5 GHz. However, there is no Ethernet standard that works at 4 (or 5) GHz. ...
0
votes
1answer
465 views

SGMII, MDIO and link training

I am reading this document : https://www.nxp.com/webapp/Download?colCode=AN3869 I got this link from NXP support, but I did not get a precise answer to my questiosn and I would like to be sure : The ...
1
vote
1answer
1k views

Does SGMII use MDIO?

I was reading the SGMII specification and the documentation of a Gigabit MII to SGMII converter (see MAX24287). I do not see a MDIO to control the registers of the PHY (Basic Mode Status Register, ...
0
votes
1answer
621 views

Does SGMII contain MDIO?

When connecting a NIC (Intel I210-IS) to an gigabit ethernet switch with integrated PHYs (Marvell 88E6176) using the SGMII interface, I came across the following question: Since SGMII is a serialized ...