Stack Exchange Network

Stack Exchange network consists of 175 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Visit Stack Exchange

Questions tagged [simulation]

About tools to simulate circuits. Specify the tool used.

0
votes
0answers
7 views

Problem with PSPICE simulation

I am having a problem replicating some lab results in the PSPICE/capture CIS program for an assignment. I have this circuit right here: which is an oscillator using the uA741 op-amp which is supposed ...
0
votes
1answer
28 views

Problems with capture cis simulation

I am trying to run some simulations on capture(PSPICE) for a school assignment and then compare the results of them with the results that i got when trying these circuits in the lab. However the ...
-1
votes
0answers
13 views

Why qflow is showing this error to synthesize?

I started using qflow to synthesize and routing verilog files. The greywolf is preparing it nicely. But the synthesizer can't produce a file with bliff format. So it is saying," Failed to generate ....
4
votes
3answers
64 views

Using arduino to simulate a pt100 temperature sensor

I want to simulate a temperature PT100 sensor using arduino. What I did till now is on that draw that I attach here. The components were determined by experiments so I guess if there can be some ...
-3
votes
1answer
32 views

How to convert a netlist to circuit diagram?

I was working on both verilog and ngspice. I found out a verilog can be converted into VLSI CSD design with microwind or qflow. My question is, Is it possible to convert an ngspice netlist to ...
0
votes
0answers
21 views

CST studio: “Mesh is empty” when simulating an air and aluminium cavity. Why?

When I create a new cavity with dimensions: Air: a= 90 (mm, from X=0 to a) b= 40 (mm, from Y=0 to b) d= 300 (mm, from Z=0 to d) Aluminum: a+2 (from X=-1 to a+1) b+2 (from Y=-1 to b+1) d+2 (from Z=-...
0
votes
1answer
37 views

LTSpice error with V() function, … when referencing net within a subckt (V(subCktName.NetName))

I've converted an IBIS model to a SPICE model using microCap, and am trying to simulate that subckt with LTSpice. Using LTspice, I get an error with the subckt in the library. "u1:g1: Unknown ...
0
votes
1answer
23 views

How can I get the value of current from this NGSPICE Code?

I tried this code for a simple simulation with ngspice-30: ...
1
vote
1answer
27 views

EAGLE - Singular matrix warning in RL circuit simulation

I'm studying for my electrical circuits exam and since Eagle is used for some future exams I thought I could learn it and double-check my calculations by simulating with Eagle. I'm trying to ...
0
votes
0answers
21 views

Buck converter simulation in orcad

I am trying to simulate a Buck-converter circuit in Orcad, but no matter what I change the input voltage to I still get the same output voltage result. I tried this in Multisim and got the same issue. ...
0
votes
1answer
38 views

LTSpice error with the V() function in a subcircuit

I'm trying to do a simulation with a subcircuit, and I've narrowed down the issue to the V() function. The simulation fails with the message 'can't find definition of model "V" ' Here is the spice ...
0
votes
0answers
31 views

How to figure out at which point a SWER line stops being economically feasible when compared to a regular single-phase line?

I wish to simulate a transmission line and it's losses according to load, length and type of conductor, each one having their own characteristics such as impedance, radius, cost, etc. My goal is to ...
0
votes
0answers
40 views

Simulation issues in Buck converter design

I'm trying to understand Buck Converters by designing & simulating a circuit in www.Falstad.com circuit simulation tool. Here is the link to the circuit that I've Designed. link to circuit ...
0
votes
1answer
26 views

“Cross simulation” between analog and digital

I was interviewing for an analog/digital design engineering team and the guy said that my first task on the job will be to run cross (or crossing) simulation between analog and digital section, what ...
0
votes
1answer
72 views

Meaning of discontinuity in a diode circuit, analyzed using a simplified model for the diode

In our microelectronic circuits class we have been taught about the following simplified model for the diode, \$(v_D < V_k \implies i_D = 0) \land (v_D = V_k \implies i_D > 0)\$ where \$i_D\$ ...
0
votes
2answers
36 views

I Can't find DTMF Decoder HT9170B IC in Proteus

So I'm trying build a project that is based on the DTMF decoding IC. Obviously I want to simulate my project first on Proteus. Unfortunately, I can't find the DTMF IC mentioned above. Is there any ...
4
votes
0answers
66 views

VHDL Procedure - Same variable for input/output parameter

I've written a component where I use the same variable for the input and output parameter of a procedure. A reduced example looks like this: ...
0
votes
3answers
92 views

LC Circuit LTSpice Simulation

I'm sorry if this topic isn't adequate for the forum. Does anyone know how can I make this LC circuit simulation for \$v_{c}(t)\$? The original circuit is the one shown in the figure. \$v_{C}(t)=\...
0
votes
1answer
42 views

Variable frequency for sine wave in Verilog [duplicate]

I am trying to implement 4 different frequencies at which sine wave is going to be simulated in testbench. I am using a counter to do so. However, it can not toggle clk_out in simulation window. Not ...
0
votes
1answer
11 views

How to simulate a comparator in Simetrix/SIMPLIS

I am trying to generate a square wave using a comparator and I am trying to simulate the whole circuit using the software Simetrix/SIMPLIS. This is the circuit I am using: The first part uses a ...
1
vote
2answers
62 views

I am not able to edit existing LTspice directives; I always need to create new

Once I place the directive command I will not be able to edit it -Rarely I will be-. So I always make a new directive when I need to edit the already existing ones. I have re-installed LTspice, with ...
0
votes
0answers
52 views

VHDL - Unable to correctly implement complex scheduling of data lines to Inputs of multiplexers

In my design, I have two configurable parameters ...
5
votes
3answers
809 views

LT Spice Voltage Output

I am using LT Spice for simulation of my circuit. I have used a probe to check for the voltage on the Capacitor. What is the green dotted line that can be seen in the plot? Thank you.
0
votes
0answers
25 views

Matlab off grid system

I am designing a solar standalone system. I have 2 PV connected conncted in parallel 270 watts for each. I need to convert the voltage coming from the 2 PV to 220-volt ac. In the output, The power ...
0
votes
1answer
61 views

Why I can't get the desired output when simulating this dc to dc converter circuit?

I found the below attached circuit of the TPS54560 4.5V to 60 V input, 5 A step-down converter. It is supposed to give an output of 10.8 V but when I simulate it I can't get more than 1.5V or 2V. I'...
0
votes
3answers
29 views

Why output is high even though trigger pin is high in Proteus simulation of IC555?

In the below attached circuit of IC NE555 Proteus 8.0 simulation, TRIGGER pin (Pin 2)is set at Vcc. So why the output is high? It should be low since voltage at TRIGGER pin (Pin 2) is more than 1/3 of ...
-1
votes
1answer
75 views

Simulation on LTSpice

LTSpice does not have a gap sensor as a component. Is there anyway I can either download a gap sensor or is there a way to create my own one.
0
votes
0answers
20 views

2:4 Decoder on LTSpice [duplicate]

LTSpice does not have a decoder component so I have had to make my own using two inverters and four AND gates. I am not sure if I have done it correctly.
0
votes
0answers
11 views

Simulation of decoders on LTSpice [duplicate]

I need to simulate a 2:4 decoder on LTSpice however the component does not exist. Does anyone know of a way to simulate it?
0
votes
0answers
33 views

Simulation of decoder on LTSpice

I need to simulate a 2:4 decoder on LTSpice however I can not find the component anywhere. Does anyone know of a way I can simulate it?
0
votes
0answers
15 views

DC motor simulation in ansys simplorer

I am doing simulation of DC motor in ANSYS Simplorer in which I need to insert following parameters in motor model: Armature resistance=0.115ohm Armature inductance=0.8479mH Rotor Flux=0....
0
votes
0answers
19 views

Design/Simulation and on-chip microfabrication of a 2D/thin-film bias tee with narrow bandwidth around 200 MHz

What is necessary and a possible design to realize a bias tee for on-chip integration and the AC electrical connection of two 200 MHz nano-rf-oscillators (both DC-fed with 1-10 mA) and creating an AC ...
0
votes
1answer
23 views

CMOS IC Dynamic Edge-Triggered Flip Flop setup and hold time calculation

Before explaining i should point out that i refer to changes of signals in the text as a reference change on which i will calculate these times as 50% change of one signal to 50% change of the other ...
0
votes
1answer
60 views

Why base emitter voltage (Vbe) of BJT is not showing as 0.7v in proteus simulation?

I was just trying to simulate a simple transistor circuit as common emitter in Proteus 8. However the I observe that the base-emitter voltage (Vbe) of the transistor 2N2222 is showing as 1.36v instead ...
0
votes
1answer
29 views

Integral in mathematical expression of capacitor/resistor LTSpice

I know how to simulate a variable resistor in LTSpice. For example for a heating resistance the equation can be made by considering heating equation and can be expressed like R=(Ri-Ao*EXP(-time/To)) ...
0
votes
0answers
11 views

TINA/Spice/UCC3803: Unable to tune analysis parameters for 0.8 V to 4.8 V DC-DC boost converter design simulation

I need to simulate a DC-DC boost converter on TINA-TI. However, I cannot get the convergence necessary to carry out these simulations. I've tried using the parameters utilized in online reference ...
1
vote
3answers
81 views

LTSpice: Produce Bode Plot for Compensated & Uncompensated Boost Converter

I am designing a product which uses the LTC3122 as a 5V-12V boost converter (datasheet here). This particular device provides the ability to add gain compensation, phase lead, or both. In my case I am ...
4
votes
2answers
101 views

1960's video showing early computer design & simulation of a low-pass filter circuit?

I ran across this IBM computer aided design and simulation software demonstration from the 1960's in the video The Incredible Machine (1968) The gain vs frequency plot shows what looks like the ...
1
vote
0answers
51 views

opamp simulation

Is the following open loop transient simulation of opamp correct ?
0
votes
1answer
46 views

What's wrong with my RC circuit transient simulation in Cadence Virtuoso?

I am trying to do a simple RC transient simulation in Cadence virtuoso. Please see the circuit below: I am trying to see the transient current and voltage of the capacitor being charged,however I got ...
22
votes
5answers
3k views

How are circuits which use complex ICs normally simulated?

I understand that it is common practice in electronic design to simulate a circuit in some spice program before building it. Sometimes a project requires the use of complex ICs, for instance an IC ...
1
vote
0answers
29 views

Estimating the effect of dielectric bridges on a coplanar waveguide

I'll start with some context, but feel free to skip to the third paragraph for the concrete question. In the context of superconducting microwave circuits (such as those used in some qubit ...
0
votes
1answer
22 views

prevent receiver components from interfering with output of modulator

I am working on an ASK modulator and de-modulator. The modulator works fine (thanks to great folks at SE). However when I try to pass the modulator output to the input terminal of the receiver, the ...
1
vote
2answers
88 views

VHDL Wait until statement not behaving as expected

I'm studying VHDL and trying to simulate a UART design I took from this great book. I'm using vivado 2018.3. Here's the conceptual block diagram of the RX block: At this moment I removed from the top ...
0
votes
0answers
21 views

FEMM: Calculating Torque of an Induction Motor using the Air Gap Integral and SlidingBand

I am currently working on my Master's Thesis, building an Octave/MATLAB-Program to automatically calculate desired outputs of various induction motors. Since FEMM released the (Anti)-Periodic-Air-Gap-...
0
votes
1answer
54 views

Common-Emitter NPN Transistor Amplifier Simulation Failed

I'm trying to simulate a simple common-emitter transistor amplifier presented as an example in Practical Electronics for Inventors in Qucs. The circuity is identical to the one presented in the book. ...
0
votes
2answers
70 views

ASK modulator using transistor not working properly at high frequencies

I am trying to make a simple ASK modulator circuit using an npn transistor. It works acceptably at lower frequencies. However at higher frequencies, it doesn't work properly. The amplitude of output ...
2
votes
2answers
100 views

Xilinx's ISE (GSR): The initial block adds a delay of 100 time units to simulation

I'm working on a lab assignment in which I'm supposed to simulate a sequential logic circuit (A ROM device). I'm using xilinx's ISE as IDE. My implementation works fine and the logic and the data is ...
2
votes
1answer
38 views

Is a circuit simulation package available with models from multiple vendors?

I need to simulate a filter that will be used with a DAC. I need to model noise, accuracy, and drift to calculate ENOB and identify tradeoffs. I have used LTSpice for my modeling needs for the last 10 ...
0
votes
1answer
42 views

Pspice simulation of NE5234 op-amp internal circuit. Currently getting zero voltage gain

I'm attempting to simulate the NE5234 op-amp via internal circuits. I'm not currently getting any errors, and so the AC sweep simulation does run, but I am getting 0 V on the output nodes. I'd ...