Questions tagged [spartan-3]
The spartan-3 tag has no usage guidance.
15
questions
0
votes
2
answers
95
views
3v3 JTAG interface on Spartan 3 FPGA
I have had issues with detecting a JTAG chain with 2 XC9500XL CPLDs and 1 Spartan 3 FPGA on a custom pcb.
I made a mistake thinking the Spartan 3's JTAG was 3v3 instead of 2v5 and connected the FPGA ...
0
votes
0
answers
138
views
Why are 30 MHz crystal oscillators commonly used with FPGAs?
I am new to FPGAs. I am working on a clone board that has a Spartan 3AN.
There is a 30 MHz crystal oscillator on board.
I have checked another boards and noticed that 30 MHz is commmonly used.
Is ...
2
votes
2
answers
481
views
Xilinx Spartan 3A programming connection : where are MISO and MOSI pins?
I am trying to find SPI connections to download my program to Xilinx XC3S50A-4VQG100C but can’t figure which pins are SPI pins.
Newbie alert : I just started learning FPGA and am trying to build my ...
- 1,541
-2
votes
1
answer
77
views
-1
votes
2
answers
81
views
NOT Gate implementation BASYS Spartan 3E [closed]
this is my first post here. I am new to FPGAs. I would like to implement a NOT gate on the BASYS (Spartan3E-100) FPGA. I've been looking at the tutorial HERE to work my way towards a synthesis. I wish ...
1
vote
1
answer
156
views
Unknown problem with I2C on Spartan 3-E {VERILOG}
I have a Spartan 3-E board.I was using the inbuilt Xilinx SRL 16 (16 bit concatenated shift registers) for I2C communication.I verified successful implementation by displaying the number of "Acks" ...
0
votes
1
answer
816
views
VHDL: signal doesnt keep a value
hi first of all english is not my languaje.
im using a SPARTAN 3E as develop board
i tried to make a FSM that changes
the state with a counter called "T" (somethig like a pseudo-processor) and use ...
- 1
1
vote
1
answer
200
views
How do I reset my registers on Digital Clock Manager output?
I am using a SPARTAN 3E and have used the DCM core to generate a 50 Mhz to 25 Mhz clock to drive the VGA PORT.
The reset logic I'm using is shown here.
...
0
votes
1
answer
571
views
Clock Implementation Design Warning on Spartan 3E
I am working with a SPARTAN 3E-FT256 on Xilinx 14.1, and have to generate a 25 MHz clock from the onboard 50MHz clock.I am accomplishing this with a Digital Clock Manager.
These are my UCF ...
0
votes
1
answer
396
views
Video Display Buffer-VGA Port Interfacing
I am trying to get a basic understanding of how VGA port interfacing works.I have started reading SPARTAN 3 VGA Port Interface. I get the function of horizontal and vertical syncs, and the subsequent ...
- 11
0
votes
2
answers
1k
views
BASYS2 - Verilog: how to properly edit ucf file?
I am a newbie at FPGA. I bought BASYS2 digilent board(Spartan3E). I have background on microcontrollers. C/C++ is no problem for me. But I am having some
trouble with FPGA. Actually, not with FPGA ...
- 1,221
2
votes
1
answer
92
views
Trouble running picoblaze code
I am running a simple picoblaze code where I am using two addresses and sending a high strobe on both the addresses, the assembly code has no loop, so technically my code should run ONLY once but the ...
- 529
2
votes
1
answer
2k
views
Why won't the Xilinx block RAM in a Spartan-3E consistently return data in a single clock cycle?
I'm creating a design using Verilog on a Xilinx Spartan-3E (XC3S500E) that uses multiple dual-port block RAMs, all instantiated through Verilog primitives such as ...
- 14.5k
1
vote
0
answers
852
views
Why am I unable to use a pin marked as GCLK in the datasheet as a clock resource, when an identically-marked pin works, on a Spartan-3E?
I am trying to create a sequential circuit on a development board with a Xilinx Spartan3E XC3S500E in an FT256 package. The board has a 50MHz crystal oscillator connected to pin B8, which is marked as ...
- 14.5k
1
vote
1
answer
2k
views
VHDL SPI xilinx spartan 3E
I have nearly non previous experience with VHDL and the most of the code here is given to me by the teacher.
I'm trying to communicate with a ADXL362 accelerometer using SPI on a Xilinx Sparten 3E. ...
- 11