Skip to main content

Questions tagged [stability]

The ability of an electrical circuit to stop oscillating within a finite period of time. Related topics include the Nyquist stability criterion (and the associated Nyquist plot), Bode plots, and gain and phase margin.

Filter by
Sorted by
Tagged with
13 votes
1 answer
3k views

Stability of input filter in SMPS - Theoretical explanation

I read the Application note Wurth Electronics ANP008c about negative resistance of a SMPS input and how to avoid oscillation when using an input LC filter. I'm asking for a theorethical clarification ...
Alessio Caligiuri's user avatar
16 votes
6 answers
23k views

Stability problem in unity-gain opAmp

As a part of a controlled power supply for hardware-in-loop testing for a student driven project, I had to develop a current buffer (voltage follower) which could source up to 1 A. I had the (bad) ...
svilches's user avatar
  • 529
34 votes
5 answers
81k views

Choosing resistor values for inverting amplifier and why?

The gain here is A = -Rf/Rin. However, lets say I want a gain of 10 V/V. Which resistor value would you choose and why? I know that you could have infinite number of combinations for these resistors ...
dr3patel's user avatar
  • 1,642
0 votes
3 answers
820 views

Amplitude stabilisation of LC oscillators

Like diode stabilisation and FET stabilisation in RC oscillators, what methods are used for the stabilisation of amplitude in LC oscillators? I have found it very difficult to obtain a clean sinewave ...
User's user avatar
  • 849
30 votes
6 answers
15k views

What is noise gain, really? And how is it determined in the general case?

UPDATE: This question triggered what might fairly be called a research obsession for me. I've gotten pretty close to the bottom of it I think, I've posted my findings as an answer below. There was a ...
scanny's user avatar
  • 7,122
12 votes
4 answers
11k views

Conditional stability

I'm learning about op-amps and feedback and how feedback affects their stability. I've been reading about gain and phase margin and their uses when I came across this: I don't quite understand how ...
user968243's user avatar
  • 1,343
1 vote
3 answers
670 views

Problem stabilizing this PMOS LDO

I am considering a discrete LDO for a supply rail that needs ~\$m\Omega\$ impedance at 10 kHz. While the following circuit does what I need (according to Spice), it becomes unstable if C2 is smaller ...
tobalt's user avatar
  • 22.3k
19 votes
2 answers
4k views

Why are low-dropout (LDO) voltage regulators unstable?

LDO regulators based on P-type transistors seem to be the preferred form of linear voltage regulator today, but I keep hearing about how I have to choose the output capacitor(s) carefully to guarantee ...
Adam Haun's user avatar
  • 22k
12 votes
6 answers
26k views

Converting and Stabilizing output voltage of a dynamo hub

Preface - I don't know much about electronics :P I have ordered a Shimano dynamo hub for my bicycle. I have done a little homework and here are my findings about it: The output of the above ...
Raj Pawan Gumdal's user avatar
4 votes
3 answers
8k views

Switching frequency and controller's crossover frequency in DC-DC converters

In the context of control loop stability of DC-DC Converters, A switch mode power supply is essentially a sampled-data system, therefore the theoretical maximum bandwidth is one half the switching ...
user avatar
14 votes
7 answers
47k views

Gain margin and Phase Margin Physical Meaning

I have been trying to understand the physical concept of Gain and Phase Margin. What I understand about this is that a relative comparison around the critical point \$(-1,0)\$, which when converted ...
Fawaz's user avatar
  • 354
12 votes
2 answers
170k views

How to determine a system is stable using pole zero analysis?

To my knowledge, as long as the poles of the transfer function are in the left half plane, then the system is stable. It is because the time response can be written as "a*exp(-b*t)" where 'a' and 'b' ...
Superhero's user avatar
  • 807
11 votes
2 answers
4k views

Are film capacitors affected by DC bias?

After looking around, I have found quite a few things about how DC bias reduces effective capacitance for a ceramic, or electrolytic capacitor, however nothing seems to talk about the effect on film ...
Puffafish's user avatar
  • 1,144
9 votes
3 answers
5k views

Can there be "too much" capacitance on a buck regulator output?

I've an MPM3610 buck regulator module with an integrated inductor of 0.47 µH and a fixed internal compensation. It employs constant-on-time regulation. The datasheet gives some application ...
Arne's user avatar
  • 1,845
8 votes
2 answers
9k views

Non-inverting op-amp configuration with capacitor

I don't really get what is the purpose of the capacitor C1 which is connected in parallel with the feedback resistor. After my knowledge, if we modify the input signal frequency the over all gain will ...
Simon Maghiar's user avatar
7 votes
2 answers
2k views

Understanding in-loop compensation for capacitive-loaded OpAmp

I'm trying to understand the in-loop compensation for a simple amplifier loaded with a capacitive load, as seen in this article from Analog: http://www.analog.com/library/analogdialogue/archives/38-...
C.Slade's user avatar
  • 133
6 votes
3 answers
10k views

High-stability oscillators (non-crystal)

Are there any high-stability oscilators, which are not crystal based, given that temperature is stable down to 0.01 C and voltage down to 0.001V? Will LC-based oscillator be able to show performance ...
BarsMonster's user avatar
  • 3,189
5 votes
2 answers
792 views

Choosing a Tantalum based on Min. ESR - LDO Stability

How does one go about choosing a capacitor for a LDO regulator which specifies a min. ESR? Capacitor datasheets that I've seen only contain the Max. ESR parameter. One could just choose a cap with a ...
Saad's user avatar
  • 5,399
5 votes
1 answer
694 views

Effect of zeroes in system stability

Suppose we have two third order systems (a and b), with three poles and two zeroes,poles for both the systems are at the same positions in frequency domain but these systems differ in the placement of ...
sarthak's user avatar
  • 3,776
5 votes
3 answers
3k views

Can a 7805 ever oscillate?

I see many references to input and output caps helping with "stability" and some outright references to preventing oscillation in both answers on this site, and even in some data sheets. I also have ...
mhz's user avatar
  • 1,010
4 votes
3 answers
16k views

Why is my op-amp oscillating?

I am attempting to build the following circuit using an LM6171 op-amp. I know that this op-amp is unity-gain stable. I previously had this circuit working with an LT1637 op-amp, but I had to switch ...
Greg d'Eon's user avatar
  • 3,837
3 votes
3 answers
368 views

BIBO and impulsive stability in voltage-controlled electrical circuits

Branching from the comments here, TimWescott gave this example of an open-loop unstable electrical system: Find the nearest NPN power transistor. Put it in a circuit with a healthy (for it) voltage ...
Mauro's user avatar
  • 184
1 vote
5 answers
7k views

Torque-Slip Characteristic Stability Analysis for Induction Motor

I am having confusion for this stability question of induction motor. The real question is here I searched and searched online, keep reading and reading, but still not enough to answer my doubt. My ...
Prietess's user avatar
1 vote
1 answer
1k views

Determining Phase Boost needed to Compensate SMPS

I'm attempting to find the Control-To-Output Bode Plot (open-loop) of a SMPS designed around the TPS54160 so that I can design the type II compensator. The first step in designing a compensator is ...
Alexander Villa's user avatar
8 votes
6 answers
2k views

What frequency stability crystal do we need?

We're designing a simple digital clock and using a 32.768 kHz crystal with a frequency stability of 20 ppm (standard off-the-shelf SMT). We're finding the clock is running fast by about 2.5 minutes ...
Trevor's user avatar
  • 81
7 votes
4 answers
7k views

Does this voltage regulator use "on-off" control, or is it a voltage follower?

In Electronics A2 (GCE), we are currently studying voltage regulators. An example voltage regulator circuit is provided using an op-amp and a power MOSFET. I would judge this to be a voltage ...
Thomas O's user avatar
  • 31.9k
7 votes
2 answers
3k views

Limiting Output Voltage of the Opamp-to avoid saturation

Problem: my photo diode recieves pulses of width 10ns-150ns and repeating at rate of 1Hz-50KHz the current from photo diode depending on incident light can go from 10nA-100mA, in a nutshell, my ...
kakeh's user avatar
  • 614
6 votes
1 answer
8k views

How to calculate aging tolerance of Resistor?

I wanted to calculate the worst case minimum and maximum value of Resistor 1K by considering all the tolerances(initial tolerance,temperature,environmental factors and aging). Here is the link for ...
ANONYMOUS's user avatar
  • 167
6 votes
3 answers
5k views

Why is phase margin considered more important than gain margin in dc-dc converters?

Control theory text books say both gain margin and phase margin give information about relative stability. These quantities also give an idea about the corresponding closed loop system's transient ...
Dynamic_equilibrium's user avatar
5 votes
2 answers
660 views

Flyback power supply instability issue

I have created a switching power supply: Input: 230 V AC Output: 12 V DC, 1 A Controller: UC3844 Topology: flyback Switching frequency: ~ 100 kHz Schematic: When I start this power supply, output ...
Chupacabras's user avatar
  • 5,466
5 votes
2 answers
673 views

Why does this PMOS LDO require no compensation to be stable?

LDOs with PMOS pass transistors are prone to oscillation due to positive feedback problems as discussed e.g. here. Now the below simple circuit is basically a PMOS LDO, but seems stable in both time ...
tobalt's user avatar
  • 22.3k
5 votes
2 answers
1k views

Instability of fully differential op-amp in LTspice

I tested the following circuit including a fully differential op-amp for stability in LTspice. The circuit has an inverting gain of 6 and a roll-off at 4 MHz. When exciting the circuit with a step, ...
FrüchteTony's user avatar
4 votes
6 answers
4k views

Positive feedback and unstability

In Wikipedia's positive feedback article it is stated that given the closed loop gain $$A=\frac{a}{1-af}$$ the system is unstable if \$af>1\$. I don't really get this. If \$a=10\$ and \$f=0.5\$ (...
Tendero's user avatar
  • 1,018
4 votes
3 answers
3k views

Resistor parallel to optocoupler LED in Zener-stabilized circuit

I was watching a video about phone chargers where the following schematics was presented: simulate this circuit – Schematic created using CircuitLab In the video it was stated that this ...
Jr.Maxwell's user avatar
4 votes
3 answers
804 views

Understanding on frequency compensation on driving capacitive loads with an op-amp

I am trying to understand an example circuit of frequency compensation on driving capacitive loads with an op-amp from: https://www.allaboutcircuits.com/technical-articles/how-to-drive-large-...
Alex H's user avatar
  • 41
4 votes
3 answers
2k views

What does it mean for amplifiers to be stable only down to N gain, where N > unity?

This is related to What's special about "unity-gain stable"? which is about unity gain stability. But what exactly does it mean if some op-amp is said to be only stable to, say, gain ...
Kaz's user avatar
  • 20k
4 votes
3 answers
4k views

Why 60% overshoot with 55° phase margin?

UPDATE: Based on the answers I received, I got this working beautifully. There's a full outcome report in one of the answers below. I'm working through the design of an electronic load, basically a ...
scanny's user avatar
  • 7,122
4 votes
2 answers
4k views

Systems stability with zero poles

I have a rather simple question I would say. I know that systems having real poles to the right side of the plane will inevitably be instable (for LTI systems at least). But I'm confused with ...
Yannick's user avatar
  • 469
4 votes
2 answers
2k views

Op-amps and Capacitive Loads

I understand that having an capacitive load at the output of an op-amp can potentially make the circuit unstable. However, how can I go about calculating this? For instance, I'm trying to design a ...
Saad's user avatar
  • 5,399
3 votes
2 answers
1k views

Transimpedance amplifier calculating feedback capacitor

What is the correct way to calculate \$C_F\$ of the transimpedance amplifier? Since I have seen two different documents, and each has a different way to calculate it. These two documents are: Akshay ...
Shahreza's user avatar
  • 539
3 votes
4 answers
4k views

Capacitance on the output of an op amp

I have read a lot about capacitive loads on the output of an op-amp and the possibility of unwanted oscillations and instability. my knowledge on phase margin and frequency domain analysis is a little ...
sadegh satari's user avatar
3 votes
2 answers
771 views

What can be inferred from the frequency an op-amp is oscillating at?

For whatever reason, I seem to create a lot of oscillators in the course of developing circuits involving op-amps. I'm wondering if the frequency of oscillation, which normally appears to be quite ...
scanny's user avatar
  • 7,122
3 votes
4 answers
1k views

Why is this integrator unstable?

I am trying to convert an acceleration signal to a velocity signal using an integrator. After building the circuit, it turned out to be unstable: With no signal at the input (...
26mV's user avatar
  • 41
3 votes
1 answer
2k views

Open loop system instability

I'm studying system stability, and I know a closed loop system can be unstable due to the feedback. I also know that an open system can be BIBO unstable (e.g., a capacitor with a direct current input)....
Mauro's user avatar
  • 184
3 votes
3 answers
2k views

Crystal's ESR or Frequency Stability/Tolerance, which is more of a priority?

I'll be using a 12MHz crystal, CL=20pF on an NXP chip. Currently choosing between lower ESR (60ohms vs 100ohms) or lower stability (50ppm vs 10ppm). Which spec is more important? Should I choose a ...
cknz's user avatar
  • 19
2 votes
4 answers
4k views

why is the feedback or gate resistance RG necessary?

Here the large feedback resistance RG interposed between gate and drain of the NMOS (usually in the megohm range) forces the dc voltage at the gate to be equal to that at the drain (because IG = 0). ...
Jung_Zheng's user avatar
2 votes
2 answers
4k views

Op amp driving a LED oscillates, how to stabilize?

I have a simple LED driver circuit like this: simulate this circuit – Schematic created using CircuitLab The op-amp is OPA354 250-MHz, Rail-to-Rail I/O, CMOS Operational Amplifier supplied ...
Alex I's user avatar
  • 3,431
2 votes
1 answer
1k views

Is the 'UniversalOpamp2' in LTspice useful for stability in capacitive drive applications?

When using a level 2 UniversalOpamp in a unity gain capacitive drive follower application, I find that it is quite stable. I decided to compare the results to an actual opamp model of the LM7321. I ...
tobalt's user avatar
  • 22.3k
2 votes
3 answers
1k views

How do I determine \$R_o\$ for an op amp?

I understand that when driving a capacitive load with an op amp, the output resistance, \$R_o\$, of the op amp interacts with the load capacitor to form a low-pass filter, introducing a pole in the ...
scanny's user avatar
  • 7,122
2 votes
1 answer
287 views

SIMPLIS - Buck CM from C. Basso Website

I took from the website of Christophe Basso a simplis simulation. I have some questions about it to be sure to understand it. Here is the schematic of the simulation: It is a current mode buck ...
Jess's user avatar
  • 2,432