Questions tagged [stack-up]
The stack-up tag has no usage guidance.
62
questions
1
vote
0
answers
47
views
4 Layer PCB stackup (components on both sides)
I am in the process of designing a 4 layer PCB (components placed on both sides) with some specific constrains. I need to use the top layer as Ground plate and bottom layer as a signal layer. The ...
- 141
0
votes
0
answers
19
views
Altium Layer Stackup - Not Loading Sierra Circuits Layer Stackup Export
First post. I am trying to load an exported XML file from Sierra Circuits:
When I go to my Layer Stackup page in my project, then I go to File>Load Stackup From File...
And it does not show any ...
0
votes
0
answers
25
views
6-layer stack up: Optimal core/prepreg thinkness and coupling to GND
I'm designing my first 6-layer board using a SIG|GND|SIG+PWR|SIG+PWR|GND|SIG stack up. This is often claimed to be the best stack up online and in literature ...
- 123
4
votes
3
answers
334
views
PCB design for high-frequency differential lanes (PCIe and USB)
I have designed an M2 adapter which converts from KeyE to KeyM.
Practically this means my board can be inserted into a KeyE slot, and it can host a KeyM SSD.
Gray rectangle is the KeyM socket on my ...
- 947
2
votes
2
answers
154
views
6 layer PCB stack up and routing strategy
I have a couple of questions about the stack up and routing strategy in a 6 layer PCB.
I'm in the situation where all the important chips are on the top layer, so all the important tracks start and ...
- 734
2
votes
2
answers
104
views
Optimal 4-layer stack up for high-density board
I have a question about designing a stack up for a 4-layer PCB with a high-density top layer. I know the optimal way to generally do this is to go for either 1 or 2 as these stack ups provide a good ...
1
vote
1
answer
69
views
Controlled impedance stackup questions
In this stackup (I know that it is not the best stackup but it is a general question,) if I choose to use controlled impedance on L4 (let's say 50 ohm), what is the ...
- 391
1
vote
1
answer
44
views
PCB Newbie Stackup understand questions
I want to design a board with 6 layers up to 1.8mm thickness,120ohm diff and 90ohm diff ,SE 50 ohm
and the manufacturer sent me this stackup:
12 mil for SE-50ohm not too thick?
what is the material ...
- 391
4
votes
3
answers
1k
views
6-layer stackup
Edit 3:
I used the following Stackup - in respect to recommendations provided by my board house and the responses to this question.
This is a 6-Layer, 0.5mm thick, 1 + 4 + 1 HDI board (Copper ...
- 2,746
2
votes
1
answer
275
views
Calculating minimum prepreg thickness to withstand high voltage difference between layers
I am considering doing a 4-layer PCB for a 3-phase system (400 V) for the first time (never done a high voltage board before).
Because of mechanical constraints, I want the board to be as thin as ...
- 131
1
vote
2
answers
267
views
Controlled impedance signals and non-adjacent reference planes
When routing controlled-impedance differential signals (100 MHz) in the middle of a PCB, do the reference planes have to be directly adjacent?
If no, is there any issue if there is another signal ...
- 76
0
votes
2
answers
73
views
Which PWR routing strategy has the best return path for a SIG/PWR-GND-GND-SIG/PWR stackup?
I'm trying out the stackup SIG_ROUTE/PWR_ROUTE-GND_PLANE-GND_PLANE-SIG_ROUTE/PWR_ROUTE after reading of its advantages. How should I route power to components on the opposite side of the PCB?
Here is ...
- 355
0
votes
2
answers
105
views
4-layer PCB Stack-Up Design [duplicate]
What is the best stack-up design and layer order for 4-layer PCB? Signal/Ground/Core/Power/Signal is a good stack-up design? Or Ground/Signal-Power/Core/Signal-Power/Ground is better? Which is the ...
- 51
0
votes
1
answer
105
views
A signal layer is "ignored" in Altium
In Altium 20, I have the following layer stack-up. When I try to route a track on layer 6 (Signal3) it jumps to the bottom layer and continues to draw on the bottom layer. When I draw a track on ...
- 145
1
vote
2
answers
752
views
2-layer and 4-layer PCB stackup
I wonder what stackup people here use when designing 2-layer and 4-layer PCBs.
When I design a 2-layer PCB, I mostly use the top layer for signal and power. I put a ground pour around the signal lines ...
- 643
2
votes
1
answer
308
views
PCB layout and stackup for space application
I've been tasked with the design of a PCB for a CubeSat project in my univesity and I'm trying to figure out exactly how the layout and stackup of my board should be done.
The board I have to design ...
- 372
2
votes
1
answer
320
views
Four-layer stack-up in PCB design
Folks, I am planning to design 4-layer PCB.
I came across the following website which has excellent pointers:
...
- 121
0
votes
1
answer
116
views
Which PCB stackup is better for noise immunity and why? [closed]
Is a two layer board with a Signal plane and Ground plane better?
Or is a four layer board with Signal, +Voltage, -Voltage, and Ground better? Why?
- 608
0
votes
2
answers
288
views
How does the number of PCB layers affect the temperature of the board?
I understand that a PCB with the exact same circuit on a 2-layer board will get hotter than a higher number board: 4-,6-,8-layer boards. But, I have not been able to find the reasoning for this ...
0
votes
3
answers
718
views
4 layers PCB VIA and power plane
I’m working on a 4 layer PCB and this is my stackup:
1-TOP (signal)
2-GND (plane)
15-VCC (3V3 plane)
16-BOTTOM (signal)
On top layer I have a buck converter with 3V3 and GND output (0.5A max abs. ...
- 47
2
votes
1
answer
639
views
Power rails routing question
I am currently designing a pretty big 4-layer development board 350mm x 270mm. Keeping in mind I have multiple analog digital and AC mains voltage, what would the best practice be regarding routing my ...
- 77
0
votes
1
answer
326
views
Controlled Impedance Trace-reference plane Placement
I am new to high-speed PCB design. I was studying controlled impedance traces from the internet with the help of various documents.
Everywhere it says controlled impedance traces need a reference ...
- 1,578
1
vote
2
answers
565
views
Trace impedance for two signal layers between ground planes
When watching a few videos about stackup, EMI and impedance (especially this video from Fedevel Academy: https://youtu.be/52fxuRGifLU), I got confused how to compute trace impedance in the case of two ...
- 336
1
vote
3
answers
2k
views
4 Layer PCB Standard Stackup Grounding
I'm about to start placing components on my very first 4-Layer PCB (wrapping up schematic and MCU software tested on 2-layer pre-prototype, all runs surprisingly ok, but still 2 layer meh). I've ...
- 3,478
1
vote
2
answers
950
views
4 layer stackup, inner layers GND & PWR
To "somewhat" quote Rick Hartley, "the energy isn't in the traces & planes but in between", I'm now wondering, when I use the following stackup:
Sig
GND
PWR
Sig
You would ...
- 324
0
votes
1
answer
465
views
Characteristic Impedance of Multi-Dielectric Coplanar Waveguide
Background
I've calculated the characteristic impedance of a CoPlanar Wave Guide (CPWG) type transmission line on my 8-layer stack-up between L1 - top layer and L2 - GND1 directly underneath it. The ...
- 778
0
votes
1
answer
97
views
Determine copper thicknesses for multi layer PCB
When deciding PCB stack-up generally accept the manufacturer suggestions. Especially they calculate the track impedance more accurate. For my last design I checked the guideliness for the FPGA (...
- 13
2
votes
2
answers
305
views
PCB trace height to width ratio
I came across the Isola IsoStack website that lets me test PCB stack-up using Isola substrates:
https://www.isola-group.com/isostack
My project is using a stripline design with a 1oz copper inner ...
- 55
1
vote
2
answers
457
views
Ethernet 1Gbps - PCB stackup
I am planning a stackup for 2x Ethernet phys. The chip requires a few different supply voltage levels: I/O Power 3V3 (3 pins) and Analog Supplies: VDD2V5 (2 pins) and VDD1V0 (4 pins). Each pin has ...
- 11
3
votes
3
answers
8k
views
JLCPCB 4 layer stackup
JLCPCB 4 layer pcb stack mentions a copper core as the image attached.
Is this a error or the layer 2 and 3 are wittingly in short?
This image makes no sense...
Taken from: https://cart.jlcpcb.com/...
- 312
1
vote
1
answer
598
views
2 ground planes vs ground and power plane for 4-layer pcb with many power rails
I'm creating a 4-layer PCB design that takes a \$12\,\text{V}\$ DC input and converts it into 9 different voltages for various components on the PCB. I understand that a common stackup for 4-layer ...
- 1,033
0
votes
0
answers
54
views
32F746GDISCO Stackup and Ethernet Impedance
I have an example board with PCB about the ethernet application.
I noticed a mismatch between stack up and ethernet lines, or something else I don't know.
Ethernet Lines are drawn with 0.125mm and its ...
- 54
0
votes
2
answers
318
views
Chip antenna and PCB StackUp
I'm working on a ISM (868Mhz) weather station for my home and i'm trying to implement a Ceramic antenna directly on PCB.
After reading the guidelines, i have questions again.
One of then is what ...
0
votes
4
answers
322
views
Question about proper PCB stack-up
I've got some question about stack-up for 4 layer PCB.
My design is rather simple but due to many connections all arround PCB it couldn't be made with 2 layer PCB, this is why I picked 4 layer board.
...
- 11
1
vote
2
answers
571
views
Why is the signal-power-signal-ground 4 layer PCB stack frowned upon?
Commonly, the best practice 4-layer PCB stack up is (from top to bottom) signal-ground-power-signal. That keeps the signal layers close to a reference plane, and ...
- 3,131
0
votes
2
answers
585
views
PCB Stack up 4 layer Micro vias, Stacked Vias and Buried Vias
I am designing a 4 layer board in which I HAVE to use blind and buried vias. This is a very dense board with (SOLID COPPER ON LAYER 4, No exceptions )
I am planning to use
1.) 1-2 microvia and 2-3 ...
7
votes
3
answers
2k
views
4 Layer PCB stack up
I have designed a lot of 2 layer PCBs so far and am trying to slowly move to 4 layer versions.
One of the major challenges I'm currently facing in that aspect is the acceptable stack up of the ...
- 93
11
votes
3
answers
2k
views
PCB stackup for an 8-layer PCB
We are considering to have the following stackup for an 8-layer PCB we are designing.
What we want with this stackup is to route the signals with approx. rise time of 3ns on layer 6 using a ...
- 388
0
votes
1
answer
211
views
Dual supply PCB layer stackup
My PCB is powered from USB port and includes Recom RKZ0505D for powering dual-supply OPAMPs. Recom gives +5V and -5V outputs. So I have:
Top signal & components
Bottom signal & components
GND
...
- 445
2
votes
1
answer
748
views
8-layer PCB stackup question
I'm designing a 8-layer PCB stack up. I have two choices as below:
...
- 5,828
1
vote
3
answers
848
views
The distance of the adjacent signal layer in PCB stackup
I saw in some PCB stack-up design, sometimes there are two adjacent signal layers, such as:
SIG
GND
SIG
SIG
PWR
SIG
I think there must some crosstalk between them, so how much should be enough ...
- 5,828
4
votes
2
answers
2k
views
Ethernet ground multilayer pcb
I'm currently re-designing a 12-layer pcb. The only thing I am still struggling with is the routing of the ethernet.
The layer stackup is as follows:
Top Layer
GND_1
MidLayer_1
PWR_1
MidLayer_2
...
- 673
2
votes
1
answer
313
views
Manufacturing PCBs for DDR3 memory
I'm currently designing a 4-layer PCB for a SOC (Allwinner A33 to be precise, 0.8mm-pitch BGA) with one DDR3 chip. Per DDR3 routing requirements, the traces need to have 50-ohm impedance. Also, they ...
0
votes
2
answers
939
views
Altium Designer Rigid Flex - Placing Tracks Between Sections
I've done rigid-flex PCB designs a number of times in the past but it was long enough ago that I cannot remember how I solved this issue. My design has three sections - the main board, the flex, and a ...
- 21.1k
7
votes
1
answer
3k
views
Real current return path
The theory says that the current return path at high frequency is on the reference plane right under(or above) the signal trace.
I know it is true and I have always assumed it was, but I would like ...
- 1,263
0
votes
1
answer
232
views
Routing of multiple impedance controlled tracks
I am designing a board with 50 and 75 ohm tracks on the same layer.My board receives SDI video via RG179 coax. The board has an SMA connector that receives the said input. The track is 75Ω track.
...
- 1,919
6
votes
3
answers
3k
views
One versus two plies of prepreg?
I need to specify the construction of a 4-layer PCB with transmission lines on the outer layers and planes on the inner layers. I need to control impedance and propagation speed. The target prepreg ...
- 63
0
votes
2
answers
162
views
PCB Layer stack up related query
I have seen many of the 4,6,8...layer stack up . Layer 2 prepared as solid GND plane for shorter return current path(reference plane.
What is the reason for layer 2 is ground plane in most of the ...
- 1,303
3
votes
1
answer
919
views
are there any differences between referencing signal to VCC or GND planes?
In my first high-speed PCB design, I have an LPDDR3 RAM and my PCB have 6 layers with the below sequence:
1-Signal
2-GND_Plane
3-Signal
4-Signal
5-VCC_Plane
6-Signal
the region between the SOC ...
- 145
5
votes
1
answer
3k
views
Routing impedance controlled signal with a power plane as reference
Assuming i chose to route an impedance controlled signal with a power plane as a reference plane instead of ground (microstrip or stripline), and assuming i'll make sure the signal won't cross power ...
- 51