Questions tagged [std-logic-vector]
The std-logic-vector tag has no usage guidance.
2
questions
2
votes
1answer
2k views
Working of resize function in VHDL
I am using resize function as below to convert 32bit vector(temp2_32) to 16 bit vector(temp2).
temp2<=std_logic_vector(resize(to_sfixed(temp2_32,3,-28),1,-14));
...
0
votes
1answer
98 views
