Skip to main content

Questions tagged [timing-analysis]

Timing analysis is the process of determining whether a circuit will meet its timing requirements, given the characteristics of the components in it.

Filter by
Sorted by
Tagged with
1 vote
0 answers
185 views

FPGA DDR timing constraints

I have EMMC master for FPGA. Please tell me how to write constraints on ports in DDR mode? I tried to write constraints but I doubt the correctness Specification: JEDEC Standard No. 84-B51 P.S. Here ...
strontiuman's user avatar
0 votes
1 answer
40 views

JK flip flop timing diagram

Is this JK flip flop timing diagram for the Q output correct? I just want to make sure I didn't mess anything up.
JP NICOSIA's user avatar
0 votes
1 answer
63 views

Guidelines for reducing levels of logic cells in FPGAs while using HDL operators in behavioral modelling

Timing closure in FPGAs is a challenging subject. There are many guidelines, one of them: pipelining, is to introduce new registers in the data path so that the overall combinational logic gets ...
lousycoder's user avatar
0 votes
1 answer
33 views

How to interpret timing of cascading async SRAMs

I am reading the datasheet for a 32k × 8 asynchronous SRAM (part IS61LV256AL) and wondering how to apply the timing diagram to the following circuit: We have three identical SRAM parts with inputs ...
guidoism's user avatar
  • 295
0 votes
0 answers
45 views

How to set I/O constraints when the device is clocked by the FPGA

What is the proper way of setting I/O constraints when the device is clocked by the FPGA? As an example schematic is given below: The ADC is clocked from the FPGA. I have generated_clock constraints ...
Ras's user avatar
  • 1
0 votes
2 answers
96 views

Contamination delay of 74 series chips

I'm a beginner in digital design, so my question might seem dumb. But how can I get the contamination delays of common 74 series chips? This is the datasheet for 7404, but it only mentions the ...
Julian's user avatar
  • 3
0 votes
1 answer
46 views

Proper way to make HDL and timing analyzer understanding the clock slowdowns

This is a question spans two fields - HDL synthesis and timing analysis. In the design I define clock with specific frequency, and if design has ...
Anonymous's user avatar
  • 7,120
1 vote
0 answers
91 views

Timing constraints for external ADC for clock generated by FPGA

I am using an FPGA to generate a 100 MHz clock to an external 8-bit ADC. The external ADC is the ADC08100 and the valid sample window is -1.5ns to 4.4ns in regards to the rising edge of the clock. I ...
Ricardo Falcão's user avatar
0 votes
0 answers
87 views

Calculating timing constraings for interfacing with sdram

I want to set the set_input_delay and set_output_delay constraints for my design but I'm having trouble to find the values to calculate them. My understanding so far: To calculate the set_output_delay ...
TimSch's user avatar
  • 209
0 votes
0 answers
61 views

Timings constraints when interfacing an external ADC with an FPGA

I am currently using a Trion T8 FPGA to receive and store data from an external ADC, the ADC08100. The FPGA uses the internal PLL to generate a 100 MHz (10 ns period) clock signal, and its logic runs ...
Ricardo Falcão's user avatar
0 votes
0 answers
256 views

How to write I2C protocol timing constraints?

How do you normally write clock timing cons for I2C? Assuming 1 SDA line, 1 SCL line, 1 APB reference CLK called PCLK. Q. What are the relation of PCLK to SCL in this protocol? Does it matter if it is ...
vaibhav sharma's user avatar
0 votes
1 answer
991 views

What is original definition of WNS (worst negative slack) and WHS?

I am new to STA, and a bit confused by the terms such as WNS/WHS etc. Searching the web, it seems there are discussions on xilinx wiki about those terms (some called WNS is a misnomer, e.g., here). It ...
bruin's user avatar
  • 465
0 votes
3 answers
143 views

Pin inductance vs pin capacitance in determining rise and fall times

I am a beginner in digital electronics and VLSI. I know that pin capacitance is an important parameter in determining the rise and fall times of logic gates and ICs. This is supported by my intuition ...
Jishnu Das's user avatar
0 votes
2 answers
139 views

How to minimize slack for mod in numerical package?

Here is the snippet of the code in VHDL. I mean this IEEE.numeric_std.all ...
kile's user avatar
  • 907
4 votes
1 answer
147 views

Debuging verilog SDRAM controller

I've been working on a project that involves the creation of a SDRAM Controller in verilog for an Altera DE2 prototyping board. Despite reading the documentation for the memory chip on the board, ...
bieux's user avatar
  • 51
1 vote
1 answer
290 views

Timing constrain the ADC to FPGA data path

An ADC uses 12 single ended CMOS signals to transfer data to an FPGA. Both of them share 120 MHz source on the PCB. However, the PCB delay from the oscillator to the clock pin of each component is ...
gyuunyuu's user avatar
  • 2,103
0 votes
1 answer
156 views

Asynchronous read memory causing hold violations in an FPGA

I have a pipelined CPU design in Verilog that uses a memory block whose reads are asynchronous. I have usually had separated memory for instructions and data and everything worked fine, but recently I ...
Martel's user avatar
  • 1,259
6 votes
1 answer
426 views

Vivado constraints wizard suggests a lot of nonsense generated clocks

I'm trying to apply timing analysis to a RISC-V MCU I have designed in SystemVerilog, in Vivado, for a Basys 3 board. My design contains several generated clocks, which are made by dividing the system ...
Martel's user avatar
  • 1,259
5 votes
3 answers
813 views

How to write to a Hitachi HM628128A SRAM?

I'm working with a Hitachi HM628128A SRAM chip. According with the datasheet, the function table is How do I write data in the chip? Must I execute "write cycle (1)" and then "write ...
Candid Moe's user avatar
1 vote
1 answer
170 views

Basys 3 FPGA 7 segment display output delay

I have an FPGA design for my Basys 3 that drives the board's 7 segment display to display some numbers. I'm using Vivado. When I do the timing analysis, the constraint wizard asks me to set the output ...
Martel's user avatar
  • 1,259
2 votes
2 answers
289 views

Don't understand why this clock interaction is unsafe

I'm starting with static timing analysis. I have a very simple Verilog design that has clock interaction problems, and I don't see why. It just has a counter whose LSB is sent to an LED. Could I get ...
Martel's user avatar
  • 1,259
0 votes
3 answers
728 views

Hold violation in clock divider in an FPGA

I have a Verilog design for a Basys 3 in which I display a number increasing by 1 each half second in a 7 segment display. I'm running the timing analysis in Vivado, and I get a hold time violation ...
Martel's user avatar
  • 1,259
2 votes
1 answer
212 views

In an FPGA, is the input port delay related to the output port delay in the previous block?

Consider the following circuit in an FPGA: Let's say the output port O1 is constrained to have a min/max delay of 1 and 3 ns respectively. That means the circuit will be optimized for allowing a max. ...
Martel's user avatar
  • 1,259
0 votes
1 answer
724 views

Pin vs Port terminology in SDC

In SDC (Synopsys Design Constraints), set_driving_cell is said to be used to model the drive resistance of the cell driving the input port. I'm confused by the word ...
hontou_'s user avatar
  • 1,074
4 votes
2 answers
739 views

Why don't 2 flip-flop synchronizers have a reset?

This is similar to this question, asking if a reset is needed in a 2 flip-flop synchronizer. The answer to that question was: "no, not necessarily". So, my question is: Why do almost all of ...
Harry's user avatar
  • 280
2 votes
2 answers
480 views

Why is a reset with asynchronous assert safe?

As far as I understand, a reset with asynchronous assert, synchronous de-assert is considered absolutely safe. I understand that this prevents metastability at the output of a flip-flop using that ...
Harry's user avatar
  • 280
2 votes
1 answer
417 views

FPGA-centric timing constraints

I have designed an MMC slave on an FPGA that will interface with many different MMC masters with many different trace lengths, etc. Most of the timing constraint documentation on how to constrain ...
huskerwr38's user avatar
0 votes
1 answer
333 views

CPU Dynamic voltage frequency scaling - does reducing both frequency and voltage always imply reduction in current?

Referring to the equation for dynamic power P=C·V2·f, is it always assumed that reducing voltage and frequency means a reduction in power and therefore current? Example: let's assume for this argument ...
user318904's user avatar
2 votes
1 answer
756 views

Timing Async Reset with Sync Deassert

I've been reading about FPGA resets, particularly the links in benefits of removing reset in an FPGA design and the article http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_Resets.pdf. For my ...
FlipFlopper's user avatar
0 votes
1 answer
159 views

Does synthesis/ PnR tool need create_generated_clock constraint for clock MUX output?

Does Synthesis/PnR tool need a create_generated_clock constraint for clock MUX output ? If yes, why does the tool need such constraint? My previous understanding is that we only need ...
naserco's user avatar
  • 11
-2 votes
1 answer
639 views

STA timing closure for asynchronous FIFO

I have implemented an asynchronous FIFO However, I have setup timing violation when read_clk is having phase shift of 270 degrees , and write_clk is having phase shift of 90 degrees. Both read_clk and ...
kevin's user avatar
  • 535
2 votes
1 answer
643 views

create_generated_clock quartus for derived clock

I am working in a design that creates a 1Hz clock from 20MHz PLL out. For that purpose, I have created a counter that switches its out when its value arrives to 10 000 000. That 1Hz clock is used as ...
mugurumov's user avatar
0 votes
1 answer
185 views

Carry bypass adder delay higher than expected with timing analysis

Good evening all! I am facing an unexpected behaviour of the timing analysis of my bypass (or skip) carry adder. In particular, the implementation of the adder looks correct to me, the Modelsim ...
Revo's user avatar
  • 1
0 votes
2 answers
194 views

Why does metastability occur if data changes during setup and hold time?

I understand that data needs to be valid during the setup and hold windows to prevent an unknown output or metastable condition. But what I don't understand is, why does this happen? Why is it that ...
penguin99's user avatar
  • 859
5 votes
1 answer
841 views

How to properly implement an n-FF synchronizer in Lattice FPGAs?

Unlike Xilinx which provides their users with a set of convenient xpm_cdc_* modules, Lattice does not seem to have “the standard” way for clock domain crossing. So ...
firegurafiku's user avatar
2 votes
1 answer
674 views

How to constrain a source-synchronous FPGA input?

I have a source-synchronous input to my FPGA (an Intel Cyclone 10 GX 10CX085), coming from an external chip whose datasheet gives the following information: fmax = 300 MHz (single data rate) tsetup = ...
Harry's user avatar
  • 280
2 votes
2 answers
786 views

Variation in Tphl of MOS nand gate due to input patterns

I was studying the variation of propagation delays in CMOS NAND gate from Jan.M.Rabey Digital IC Design book. It has this table given for Tplh and Tphl for different input patterns applied at inputs A ...
Sparsh's user avatar
  • 178
1 vote
1 answer
177 views

Frequency of a sequential circuit

I'm reading the book Digital Design and Computer Architecture. I came across this exercise: From what I've learned so far, the frequency of a circuit is the reciprocal of the clock period. Since we ...
G. Ajello's user avatar
2 votes
1 answer
2k views

How to calculate the number of required flip-flop stages needed for clock-domain crossing?

In a given scenario where I have two clock domains driven by a 200MHz and a 30 MHz external independent clocks, what would be the best way to calculate the number of flip-flop stages needed for proper ...
nanoeng's user avatar
  • 181
0 votes
1 answer
126 views

What's the criterion to move from only having CDC for the control lines to include the data buses?

I've noticed that in most designs synchronized signals crossing clock domains are implemented for control signals. I'm, however, wondering what the criteria is to add synchronization to the data bus ...
nanoeng's user avatar
  • 181
3 votes
2 answers
423 views

Constraining combinatorial path delays in Intel Cyclone-V FPGA

I am working on a design with a Cyclone-V FPGA. I have a PLL that generates 4 clocks of equal frequency but with 90 degree phase shift from eachother. 4 DFFs running on each of these respective ...
cplusruss's user avatar
  • 120
0 votes
1 answer
455 views

does a 2-flip-flop synchronizer for clock domain crossing need a clear (reset) input signal?

In my current FPGA design, I have a fast clock that has to travel to multiple locations inside the device. Among those locations, I have a set of 2-flip-flop synchronizers for clock-domain crossing ...
nanoeng's user avatar
  • 181
0 votes
0 answers
248 views

Timing Diagram - HyperBus - HyperFlash - HyperRAM - RWDS - CLK - DQ

I'm trying to design an interface between an application processor and a HyperFlash memory from Cypress. Therefore, I'm trying to understand the timing diagram for RWDS and DQs relative to the CLK ...
Berkaj's user avatar
  • 1
0 votes
2 answers
273 views

Is "transition time" the same as "contamination delay"? If not, what is equivalent to \$t_{cd}\$ in the datasheets?

In the CD4013B datasheet the following timing table (excluding clock related values) can be found: According to the answer to this question, the contamination delay would be the minimum propagation ...
devnull's user avatar
  • 8,567
0 votes
2 answers
203 views

Why does my counter appear to work if it fails timing closure?

I configured my FPGA (Artix-7, -1 speed grade) to run a clock at higher speeds than it is designed for (464MHz). Naturally, I received the below egregious timing errors when implementing a 12-bit ...
Andrew's user avatar
  • 399
0 votes
3 answers
343 views

What is the difference between "2 synchronize" and "metastability"?

As far as I know, 2 synchronize used to be used in in asynchronous FIFO for preventing metastability in multi clock domain. as the below, cross clock domain databus But I came across about ...
Carter's user avatar
  • 619
0 votes
1 answer
201 views

Constraining simple design

I am stydying the Quartus II + TimeQuest Analyzer. The documentation is abreast, the examples are not that of, and explanations for beginners are scarce. Here's the simple code: ...
FPGA lover's user avatar
0 votes
2 answers
1k views

Metastability in 3 or 2 flop synchronizer if input is valid for at least 2 clocks

In this image: Figure 1: metastability in 2 or 3 flop synchronizer If the metastability of first flop doesn't get resolved in 4th clock, is it possible that it may get resolved to '0' in 5th clock? ...
Anurag's user avatar
  • 1
3 votes
1 answer
2k views

How to correctly constrain a clock network with lots of mux branches?

Let me simplify a common clock network structure used in my company: Firstly, there're multiple true clock sources (PLLs, external input, or RC OSCs). Right at the beginning when these sources are &...
Light's user avatar
  • 351
1 vote
2 answers
830 views

Do more logic gates in series mean more slowing of the output result?

I heard that every logic gate has a propagation delay in nano scale. As the digital signal propagates through the logic gates, the signal output result will have a delay. Even though the delay is so ...
Muhammad Ikhwan Perwira's user avatar