All Questions

Tagged with
Filter by
Sorted by
Tagged with
0
votes
1answer
111 views

Assigning specific bits of vector to outputs in verilog ucf

When I set up my module, I have code like input signed [7:0] SIGNAL but in the UCF I want to assign each bit individually. Currently my code in the UCF looks ...