Questions tagged [verification]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
1
vote
1answer
267 views

Specman UVM: What is the difference between write_reg { .field == 2;}; and write_reg_fields?

I'm working with vr_ad package for e. My question is: What is the difference between 2 following macros for modifying registers (suppose ...
3
votes
1answer
1k views

How exactly does SystemC/SystemVerilog make the verification flow less laborious task

Now days SystemC or SystemVerilog are used for verification of complex designs, especially for things like SoC designs that are really complex. I do know that these languages bring in the OOP design ...

1
2