Skip to main content

Questions tagged [verilator]

Verilator is a translation tool which converts a subset of Verilog as well as portions of SystemVerilog into C++ or SystemC.

Filter by
Sorted by
Tagged with
-1 votes
0 answers
31 views

Installing Verilator on an Apple Silicon Mac? [closed]

I have been trying to install Verilator on an apple Silicon Mac for some-time and keep facing issues. Homebrew allows normal installation but its behaviour during operation is rather weird. It can run ...
Random person's user avatar
0 votes
1 answer
69 views

When I assign a signal with x in verilog, what happend in circuit?

I want to know what happen in circuit if I assign wire_a = 2'bx1. Actually I used a module MuxKeyWithDefault, I want to use a ...
Molly Zheng's user avatar
1 vote
2 answers
145 views

Combinatorial circuit testing with Verilator

I have this very basic combinational logic in file tb_shift_right.v: ...
NoiseEHC's user avatar
  • 163
1 vote
0 answers
90 views

Why do we need to evaluate circuit twice when clock is low?

I have written a Verilog model for a RISC-V CPU. I am simulating it using Verilator. I have copied the generic testbench class written by Gisselquist whose tick function, responsible for creating the ...
Tom Finet's user avatar
  • 123
2 votes
3 answers
323 views

Quirk of simulation or quirk of Verilog?

I'm having some trouble wrapping my head around this simulation waveform output. It reproduces in both Verilator and Icarus Verilog, so I'm assuming I'm just not understanding something about Verilog. ...
Dave Dribin's user avatar
1 vote
3 answers
2k views

Declaring Verilog parameters with division in Verilator produces width error

I am having trouble declaring Verilog parameters with division in Verilator tool. Here's the whole module: ...
Dave Dribin's user avatar
1 vote
1 answer
145 views

SystemVerilog - Enforcing prevention of inline initialization of logic/reg elements used as flip-flops

Given a SystemVerilog design modeling an ASIC, how can I enforce the rule that all logic/reg elements that are used in flip-flops should not be initialized to a certain value? Is there a directive ...
norandomtechie's user avatar
1 vote
3 answers
2k views

"Register is illegal in left-hand side of continuous assignment" in modelsim but not verilator

module foo (A, B, C, Y); input A, B, C; output Y; reg Y; assign Y = (A && B); endmodule ...
Joseph Garvin's user avatar
-1 votes
1 answer
240 views

Forcing verilator to take loop label given in RTL

I want to force the hierarchy of signal to take the loop names given in RTL written in System Verilog. Example: for (genvar i=0; i<4; i++) begin: GenLabel ...
Akash Acharya's user avatar
0 votes
1 answer
1k views

How can one test that a signal is High-Z when simulating with Verilator?

Say I have this module: module Test( input logic a, output logic b ); assign output = a ? 1'bZ : 1'b1; endmodule; Currently, when testing the module ...
Harry Beadle's user avatar
2 votes
2 answers
1k views

Why does this Verilog replicator statement produce a 64 bit long wire?

I'm attempting to capture the carry out of the addition of two N bit numbers with a carry in. My code is: ...
David's user avatar
  • 123