Questions tagged [via]

In a PCB, a via is a plated hole that allows electric connection between layers. This is the more common use of the term on this site. In integrated circuit, a via is a small opening in an insulating oxide layer that allows a conductive connection between different layers.

Filter by
Sorted by
Tagged with
0
votes
0answers
30 views

Should via-stitched polygons connect to adjacent analog grounds?

I am putting together an analog PCB. I am reading an audio signal and using large gain to clip it (effectively a crude digital signal 0-5V) using a differential amplifier. It is a 2-layer PCB with the ...
1
vote
1answer
35 views

RF via impedance calculation with NFP removal

I'm trying to match the impedance of a RF via from bottom layer to top layer in a 6-layer PCB design. GNSS signal. Unused pad (NFP) removal activated. The selected via size is 0.9mm pad and 0.5mm ...
0
votes
1answer
25 views

Altium 3D View not showing properly and Via placement problem

Can some please tell me how to fix this? I select all 3D views but every time I get transparent board. and when I try to place a via for routing it moves outside of the board. need help.....
2
votes
1answer
106 views

How to correctly create castellations?

The problem: I need to use TSSOP-14 ICs instead of SOIC-14. Have plenty of boards already manufactured and assembled. Deadbug wiring is not an option. I have not found any available converters so I ...
0
votes
0answers
18 views

Buck regulator output capacitor via current sharing - whether via symmetry matters

I have a question regarding Buck regulator output capacitors via current sharing. we have 12V to 1V @ 35A regulator design, which uses 7x100uF,5x150uF bulk capacitors, which are placed sequentially ...
0
votes
0answers
33 views

LVDS signals with vias around

I know it isn't best practice to put a via or a component in between LVDS traces. But my routing requires the LVDS traces to go in between of vias. How bad is this for the signal integrity?
1
vote
2answers
86 views

PCB Design: When having a power plane, should I only be doing vias or also route?

Is it some times relevant to also make the routing between two nodes that are close to each other? Or is it always sufficient to just have vias? The same question for something other than power, such ...
2
votes
0answers
131 views

Multi-layer Via-in-pad with 0.5mm Pitch BGA in KiCad

I am working on a 4 layer board with an 81 pin 0.5mm pitch BGA which effectively requires via-in-pad for dropping down to other layers. Decoupling must be done on the bottom as there is no space for ...
2
votes
1answer
71 views

How do I short D+/D- pads on usb type c connector?

I am working on a design which utilizes a USB type c connector. My question is what is the proper way of connecting the duplicate D+/D- pads? and do you recommend a specific trace width/ via size? You ...
2
votes
1answer
57 views

Greyed out vias in altium

Hello and thanks beforehand. I have this document in altium that has some weird issue with some vias. As you can see in this photo, some vias are like greyed out on the grey part, and they are not ...
0
votes
1answer
38 views

Via in Pad (Does Via Count Affect Cost?)

I have never gotten a good answer from board houses, but once you require a via in pad process (IPC 4761 Type V) you might as well do as many as you want right? Effectively 1 vs 100 vias is going to ...
1
vote
2answers
228 views

Guard Ring on a printed circuit board for a transimpedance amplifier

I'm trying to build a trans-impedance amplifier shown in the circuit below. However, with my op-amp of choice, the AD795, I'm a bit confused by their circuit board notes and how to implement them. The ...
0
votes
1answer
48 views

TLC5955 Combining 48 outputs to 3 | PCB

Can I combine the TLC5955 outputs in this way to connect one 350mA RGB LED? I calculated that 6 mil at 1 oz Cu would be enough for 32 mA. What thickness of PCB should I choose for heat removal from ...
3
votes
0answers
133 views

Why do some PCBs have exposed copper along the edge even when mounted in plastic enclosure? [closed]

I've already read about reasons for exposing copper at the perimeter of a PCB (i.e. Why do some PCBs have exposed plated perimeters?). It seems that the main reason to completely expose the copper ...
0
votes
2answers
92 views

Placement of Vias under thermal pads

I have a DFN component with a thermal pad underneath. On the other side of the PCB, I need to place a few other components thus leaving me with very little freedom in placing the ground vias on the ...
3
votes
3answers
178 views

Impedance matching through via and signal trace of 2 layer board

Due to tight space constraints I need to pass my LTE signal (800-1800 MHz) through a via. The proximity between the antenna connector and the modem is very short (literally on the other side of the ...
3
votes
2answers
114 views

Guidance on use of vias on power pins of ICs

I have a relatively low power PCB and am wondering if there is ever a need for more than 1 via (0.35mm dia) on any power/ground pins. For example: USB socket for battery charging at max 260mA (5V). ...
2
votes
1answer
59 views

Altium 20 autoroute via polygon

I wonder how can I make Altium autorouter to place a short track and then use via to connect SMD IC pads on one side to a polygon on another side? Should I define any rules? Should I change any ...
1
vote
1answer
681 views

Any chance of identifying how this GTX1070 blew a mosfet/VIA on the PCB?

I've been in the process of trying to repair a faulty GTX 1070. In my previous question I asked about a blown MOSFET which was answered and I replaced it and amazingly the card now has a full ...
0
votes
1answer
94 views

Ground vias use on no-trace areas at a 4-layer PCB

Background info: I am using a 4 layer PCB stack: Signal, Gnd, Signal+Power, Signal (mostly ground). To avoid out of question issues, I use this set-up due to a reference design on Texas Instruments as ...
0
votes
0answers
116 views

Vias direct connect better than thermal relief ? Ground/Thermal

I am thinking about if there is a positive point on having vias which have a thermal relief connection to their respective planes? I know that for soldering pads it makes sense having less copper. ...
4
votes
2answers
95 views

Solder bridging on vias

What's the possible risk of using a board with a solder splash on vias? I couldn't clean it and it's passed ICT test. please advise.
6
votes
5answers
2k views

Cost reduction by eliminating vias from PCB design

I am designing a small (30mmX20mm) and not complicated two layer PCB. It is possible to do the design without using vias. Is it possible to determine how much can I save approximately by eliminating ...
2
votes
3answers
92 views

How do I decide on a proper PCB ground layout?

I'm trying to figure out best practices regarding ground layout, but it seems the more I read the less I understand about the subject as many recommendations seem to contradict themselves. So far I ...
1
vote
1answer
105 views

Why do people try to avoid stub in a pcb? Can we foresee the stub in schematic level?

Please excuse me for this generic question. But all I know is via stub is the un-used part of a through-hole via? And I have seen schematic notes like "Place X close to Y to avoid stubs" . How can ...
11
votes
7answers
7k views

Via in PCB - Why not go for a solid copper filled via than a plated via?

If a via is meant to carry current why not go for a solid copper filled via than a plated via (which is hollow/nonconductive at the center)? After all in electrical engineering, we dont go for a ...
1
vote
0answers
84 views

Thermal reliefs for via-in-pad under BGA?

I'm doing the layout of a high-speed (Multi gigabit) system based on an FPGA with more than a thousand BGA pads and 0.8mm pitch on a 10-layer board. I'm using via in pads that will be copper-filled ...
2
votes
2answers
124 views

Layout PCB High Current

If i have a high current (12 amps) passing through my route is it ok to put via on it or to duplicate the route (150 mil on top and 150 mil on bottom)?
1
vote
3answers
241 views

Is it possible to solder wires small 0.5mm to 1mm diameter vias?

I need to reprogram the micro-controller on my keyboard. I am new to soldering and would probably buy some equipent and try out on some regular size through holes. I am wondering if it would be ...
0
votes
1answer
21 views

Shared via on 22pF cap only used to smooth differential clock signal?

Google's so cluttered these days, it's hard to find simple answers. I've got differential clocks running around 500MHz (1000Ms). There's some optional 22pf caps on each Address line, going to the ...
0
votes
1answer
48 views

PCBA Plane Connect Relief dimensions

When connecting a thru hole, via or otherwise, to an internal GND or PWR plane, the default Altium configuration uses a thermal relief connection. Although I've seen a number of posts saying to ...
0
votes
1answer
181 views

PCIe high speed signal TX and RX routing with via

I am working on 4-layer pcb design with PCIe connector and golden finger. I asked a question about power planes before:Necessary to put all power planes together for 4-layer pcb? Now I have a follow-...
0
votes
1answer
84 views

Via Tenting/Plugging

I am trying to create the best PCB possible for my DC Motor controller. I have been looking into the different ways to make my vias for my PCB and I am a little confused on the topic of tenting and ...
1
vote
0answers
76 views

via in pad, thermal via, or something else?

So recently while watching a video I came across this: to me this looks like a pad with a bunch of vias in it. I haven't encountered multiple vias in the same pad before. I tried to search images of ...
0
votes
1answer
331 views

How to specify a via should be plugged to prevent solder wicking?

I have a 0.167mm diameter via under a BGA component to provide ground connections to two adjacent pads (ENIG-finish PCB). Our PCB fab house recommended that we plug the via to prevent solder from ...
12
votes
3answers
409 views

How to minimize impedance from capacitor to Gnd and Power planes

I'm trying to minimize the impedance from my capacitors to the Gnd and Power planes. 1. Via positioning I've learned from several sources that the best via positioning is close to each other. This ...
1
vote
1answer
105 views

Can Vias be used on the board for branching tracks?

I need to split the RST line in two directions and also connect it to the opposite layer of the board. I did it like this: Is branching the RST line the right decision?
0
votes
2answers
107 views

Thermal Vias Specification Design

An AD ADA4622-1 with LFCSP8 Package shows as Thermal Specification a "2 Layer Board with 2x2 Vias". What do this exactly means? It is a pcb for the exposed pad pin with 4 vias distributed as a 2x2 ...
2
votes
1answer
95 views

EAGLE - VIAS are smaller on the screen than in the actual gerber

Hi I have upgraded EAGLE to 9.5 and have one quite serious issue. The VIAS are displayed smaller than in the actual gerber file or manufacturing preview. Do you know the option which will force Eagle ...
1
vote
1answer
535 views

Altium Polygon Pour Direct Connect

I'm designing a 4 layers PCB in Altium Designer 19.1. My PCB have a ground plane on layer 2 and a small copper pour area on layer 1. The copper pour area on layer 1 is connected to the ground plane ...
2
votes
3answers
311 views

Via in pad, reflow soldering problem

Recently I've designed a PCB for the ESP8266EX-chip. With my amount of knowledge, I thought it would be smart to stitch vias into pads. To be specific, not only the ground pad of the chip, but also ...
0
votes
2answers
138 views

Altium polygon doesn't pour to vias of same net

I am using Altium 17 and try to make a GND pour. On the GND polygon I want to place some vias to GND polygon. But it doesn't connect GND polygon and GND vias. They belong to exactly same net, GND. I ...
0
votes
1answer
163 views

Why is via fencing not used to cover the whole PCB?

Via fencing is used to reduce electromagnetic interference in critial parts of a PCB. My question is, why do we not just cover any ground pour of the PCB with via fencing? Are there disadvantages that ...
1
vote
1answer
832 views

Will PCB board house accept this QFN thermal pad via design (KiCad)?

I am going to be ordering this board from JLCPCB which has some 0.2 mm hole diameter thermal vias on a QFN pad, and it says on their capabilities page that the smallest via hole size is 0.3 mm, BUT ...
3
votes
0answers
193 views

How to reconnect to potential of ripped off solder pad without visible circuit traces

I am trying to get a data backup from a broken LG/Google Nexus 5 smartphone. It was repeating in a boot loop, because the on-switch was stuck at always on. I dismantled the mainboard. Here is a ...
0
votes
1answer
156 views

Through hole via isolation in Eagle CAD 4 layers board

In Eagle CAD, in a 4 layers board (signal-ground-power-signal) how do I avoid that a through hole via from, for example, the top signal layer to the power layer is electrically connected to the layer ...
2
votes
1answer
338 views

Traces over ground plane [duplicate]

Sometimes it cannot be avoided to run traces over a ground plane (bottom layer) in a two layer PCB. I have two questions regarding this: In the (simplified) example below, what is preferred? To use ...
0
votes
1answer
86 views

Vias or traces through two pins of e.g. resistors on a PCB?

I made the design below in KiCad. It's for me a test to see if I can solder SOT23, 0604, 0805 and 1205 components. Someone said it is not a good idea to make traces between two pins of a component (...
-3
votes
1answer
148 views

Manually place a few vias in Altium

I placed a few vias manually. I get "Un-Routed Net Constraint." How can I fix that?
0
votes
1answer
59 views

Some questions to cleanup my first PCB

I'm trying to create my first PCB after having too many problems wire-soldering every single wire. I learnt KiCAD yesterday and so far it seems like a very good application. For creating the scheme,...

1
2 3 4 5