Questions tagged [vivado-hls]
The vivado-hls tag has no usage guidance.
10
questions
0
votes
0
answers
51
views
How to map function arguments to a BRAM in HLS?
I try to implement an FPGA submodule from C through Vivado HLS.
My C function header is as follow:
My_function(int *data_A_in, int *data_B_in, int size_in, int *data_out, int size_out)
Is it possible ...
- 25
0
votes
0
answers
24
views
Why is fread in Vitis HLS reading a bitmap file wrong?
I have a test bench for a Sobel filter in Vitis HLS. This test bench is reading an image via
...
- 410
0
votes
1
answer
45
views
vivado HLS or SDsoc for use openCV
I want to do an image processing by openCV on FPGA . But I do not know if I should use the SDsoc method or the vivadoHLS method. The size of the images I am going to process is large and I want to ...
- 1
1
vote
0
answers
153
views
VHDL conversion between signed and float
I've a small IP core module which performs some operations on a float input. The module has been developed using vivado hls. As shown below, the float input of the module is taken as a ...
- 11
0
votes
1
answer
75
views
HLS like programming on Actel devices
I have been using Xilinx FPGA devices for a while and I use HLS extensively to create parts of my design.
I have currently switched to Actel FPGA devices and specifically the ProASIC3 family, and ...
- 354
-2
votes
1
answer
83
views
Implement glDrawArrays function in FPGA [duplicate]
I need to implement glDrawArrays function in FPGA.
I understand it's part of the OpenGL library.
I'm trying to get to its source code to figure out what it contains.
Does anyone know of a tool that ...
- 1
0
votes
2
answers
376
views
AXI Stream write and read not synchronized
Searching "hls axi dma" on this site gives a few related issues but none of which I can use to fully deduct a solution for my problem.
My code generates "random" output on IO1 and ...
- 127
0
votes
0
answers
214
views
How to crop/resize images in video stream on frame grabber with FPGA?
I am attempting to simply crop or resize the images as they are streamed to the frame grabber using the FPGA onboard this Euresys Coaxlink Quad CXP-12 frame grabber. The frame grabber has an XCKU035 ...
- 171
0
votes
0
answers
201
views
HLS: Unrolling the loop manually and function latency constraints
I have a TOP-level function of the following structure:
...
- 3,132
0
votes
1
answer
216
views
Const type array in Vivado HLS
Could someone explain how HLS treats arrays that are declared constants? I declare an array as:
const uint8 myArray [100][100] = {....};
and then access the ...
- 3,132