Questions tagged [xdc]

Xilinx Design Constraints files (XDC) are TCL scripts, which define timing and physical constraints for the synthesis and implementation flow in Xilinx Vivado.

Filter by
Sorted by
Tagged with
1
vote
1answer
265 views

Timing Constraints for Forwarded Generated Center-Sampled Clocks?

Problem Description I am trying to figure out the "correct" way to constrain (in .xdc format - this is in Vivado) a forwarded source-synchronous clock that is generated (by division) from the ...
0
votes
1answer
194 views

GTP constraint for TX and RX

i want to use example design of GTP transceiver for my ARTIX 7, everything is fine but in the constraint xdc file, i could not find the TX and RX constraint, this is my constraint file, i want to know ...
0
votes
1answer
55 views

Creating multiple Ring oscillators and placing them through Hard macro

I am trying to place multiple ring oscillators using XDC macros. I have been able to follow the steps on the video by Xilinx on XDC macros and it worked. However, I am facing errors and critical ...
5
votes
1answer
1k views

Interfacing FPGA to an external chip and timing constraints

I have designed a system using Artix-7 FPGA on a custom board. The goal is to transfer 32-bit data to an external onboard chip whose data bus is an inout port. ...
3
votes
3answers
7k views

Quartus II - Can I include other files into a *.qsf file?

An Altera Quartus II project consists of one *.qpf and one or more *.qsf files. The qsf seems to be a TCL script like other EDA related settings and config files (e.g. xdc, sdc, ...). Is is possible ...
4
votes
1answer
240 views

How to estimate timing contraints for FPGAs?

I try to find out how to specify the timings restrictions in FPGA designs correctly (in .sdc/.xdc files). I know what setup and hold times mean. However: How do I find out, what timing constraints my ...
1
vote
1answer
2k views