All Questions
Tagged with yosys system-verilog
2 questions
0
votes
1
answer
1k
views
Synthesizing designs in yosys [closed]
If you have a sequential circuit in verilog or system verilog and want to synthesize it to specific gate types and flip-flops, how do you go about it. For example, may be synthesize the design to nor,...
- 19
1
vote
1
answer
155
views
SystemVerilog - Enforcing prevention of inline initialization of logic/reg elements used as flip-flops
Given a SystemVerilog design modeling an ASIC, how can I enforce the rule that all logic/reg elements that are used in flip-flops should not be initialized to a certain value? Is there a directive ...
