Questions tagged [zynq]

Zynq is a range of programmable SoCs from Xilinx, that integrate an ARM-based processor and an FPGA fabric.

16 questions with no upvoted or accepted answers
Filter by
Sorted by
Tagged with
2
votes
0answers
160 views

1GB single DDR3 Chip for ZYNQ(XC7Z020-2CLG400I), is it possible?

I'm putting together a PCB and I want to use single 8Gb (512*16) DDR3 chip (MT41K512M16HA) but the DDR3 address bank is less than the DDR3 chip. Is it possible to use single 8Gb chip for this IC?
1
vote
0answers
41 views

Zynq-7000 SoC Power-on current limit

I'm designing the power supply line and voltage regulator for a Xilinx Zynq 7000 SoC and I'm not sure how to consider the specification from datasheet concerning the minimum and maximum current to be ...
1
vote
1answer
256 views

Vivado Video IPs not working as expected

I've been trying to understand how to utilize AXI-Stream IPs for Video processing and display via VGA for a few days now, but can't seem to get any circuit to work. Here is a test circuit I created: ...
1
vote
2answers
310 views

Using Memory values in Verilog / VHDL

In Xilinx Vivado IP integrator, I want to create a custom building block. The block need to be able to access the memory space (possibly external RAM) by itself. The target function of the block can ...
1
vote
0answers
320 views

Problem understending interrupt handling example in The Zynq Book

Sorry for basic question but I'm coming to embedded/fpga (as a hobby) from 'big' computers and I have trouble understanding example code from Zynq Book: ...
1
vote
0answers
290 views

Weird characters on Terminal output (Zybo-Zynq 700)(Soft Error Mitigation IP)

I'm using the Zybo board. I have a design like the following one: On the SDK, I have a code like the following one to handle data exhange between PS Uart0 (where the SEM signals are connected, ...
1
vote
0answers
1k views

VHDL: pipeline with a for loop

Question moved to: https://codereview.stackexchange.com/questions/135868/vhdl-pipeline-with-a-for-loop I'm implementing an AXI4-Stream module. The module uses three DSP blocks (DSP49E1, UG479 - ...
1
vote
0answers
409 views

Controlling a 3 phase BLDC motor with an absolute magnetic encoder

I am working on a project where the motor controller needs to be rewritten because it's not behaving properly (the motor is vibrating too much and tuning its parameters is close to impossible). The ...
0
votes
1answer
30 views

Software Driver for custom AXI-stream IP in Xilinx SDK

I created an IP (say 'myip') using HLS with AXI-stream input and output. After connecting the IP to Zynq and exporting the bitstream to SDK, header file xmyip.h got generated which had functions like "...
0
votes
0answers
24 views

where to start writing Gstreamer plugin on Xilinx Zynq ultrascale+

we're designing an FPGA-based video processing system on Zynq ultrascale+. all video processing is done on FPGA and launched through Gstreamer. We added a scaler module between our (Decoder+Encoder)...
0
votes
0answers
41 views

How does one change Vivado IP signal types?

The Xilinx IP block called Utility Buffer allows the designer to convert one single-ended signal to a differential signal pair (among other things). However, the block expects the input and output ...
0
votes
0answers
63 views

AXI Chip2Chip Addressing

I am using a AXI Chip2Chip master (with Aurora) on a MPSoC connected to a Xilinx Virtex UltraScale+ running a AXI Chip2Chip Slave. I have set the Master's to 0x10_0000_0000 with 1G of space, see pic ...
0
votes
1answer
82 views

Shared or separate SPI buses for peripherals in a PCB?

I have four SPI-controlled chips which I want to control from Zynq-7020 via an FMC LPC connector. Each chip/device requires an SCLK, MISO, MOSI and CS line. I'd like to give each device their own ...
0
votes
1answer
153 views

How to increase memory on the FPGA board?

Situation I'm running a driver code driver.cc on the FPGA board (PYNQ-Z1) but it gives an error in the middle of the code where the code calls to ...
0
votes
1answer
153 views
0
votes
1answer
53 views

SoC Digital Output Rise Time

I'm interested in calculating series termination resistors for my communication lines for a system I'm designing based on the Zynq-7000 SoC. The system runs on a 33 MHz clock but I'm sure the ...