Does the sampling clock rise/fall times for ADCs matter, or they can be virtually 0 seconds? Can they be slow? In particular, I could not find anything about rise/fall time constrains for AD9235.
Rise/fall time constrains for ADC?
Nazar
- 3.2k
- 4
- 36
- 64