Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with instruction-set
Search options not deleted
user 214617
Instruction set refers to the Assembly syntax based on a processor's architecture that interacts with its registers within the processing unit itself. There is a large variety of instruction sets including: MIPS, ARM, 68HC11/12, x86, and so forth.
2
votes
2
answers
580
views
8085 ;JMP instruction
How exactly is JMP XXXXH; executed ?
First the PC(Program counter) will contain the address where this instruction is present. In first machine cycle opcode will be fetched and PC will be incremented …
- 193
0
votes
0
answers
208
views
8085;Condition CALL Instruction: if condition fails
In call instruction there are 5 machine cycles S,R,R,W,W (S is 6 T-states opcode fetch) and thus 18 T-states
In first machine cycle, t1-t4 is utilized for fetching the opcode and decoding it and t5-t …
- 193
0
votes
1
answer
353
views
8085; why we can't reduce number of T-states in opcode fetch machine cycle [duplicate]
In the above timing diagram for opcode fetch machine cycle , can we not do the entire operation in just 2 T states like this :
In T1 state we first latch the lower order address by making ALE high for …
- 193
2
votes
1
answer
710
views
8085 ; High impedance state of lower order address/multiplexed data bus during memory read a...
The two pictures are of memory read and write machine cycles . Could somebody please explain why in memory read cycle the lower order address / multiplexed data bus is in high impedance state at the p …
- 193