Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with vhdl
Search options not deleted
user 238538
VHDL (VHSIC (Very High Speed Integrated Circuit) Hardware Description Language) is a hardware description language used in electronic design automation to describe and design digital systems such as field-programmable gate arrays and integrated circuits.
2
votes
1
answer
9k
views
Working of resize function in VHDL
I am using resize function as below to convert 32bit vector(temp2_32) to 16 bit vector(temp2).
temp2<=std_logic_vector(resize(to_sfixed(temp2_32,3,-28),1,-14));
When temp2_32 value is x"0002ad50", te …
- 29
-1
votes
1
answer
506
views
VHDL test bench for input port assignment
I am trying to depict port 3 of microcontroller which acts a I/O and as special functions like timers interrupts in VHDL. …
- 29