Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with lvds
Search options not deleted
user 261837
LVDS stands for Low Voltage Differential Signalling. It is a popular high-speed (>100 Mb/s) way to connect chips.
1
vote
0
answers
220
views
LVDS Interface - Output Max Swing is Higher than Max Input Swing
I am connecting together two "LVDS" devices. … LVDS receiver - Teledyne e2v EV12DS480A 12-bit, 8 GSps DAC
LVDS driver - Xilinx Kintex UltraScale XQRKU060 FPGA. Please see p.27 …
- 215
1
vote
2
answers
665
views
LVDS Termination - Not sure what it accomplishes
I am looking at the following schematic where there is an LVDS to LVDS connection. The common mode and swing are a little different between the output and the input. …
- 215
0
votes
0
answers
613
views
LVDS rise/fall time measurements - confused
In a document I found they mention that the rise/fall times are measured over 20-80% of the signal. They mention that the common mode is 1.2V with a output voltage swing of 350mV.
This all makes sense …
- 215
1
vote
1
answer
659
views
SGMII Termination - Not understanding recommendation
From what I understand, these interfaces have LVDS logic levels. I am not use to seeing the termination scheme as recommended below. …
- 215