Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with memory
Search options not deleted
user 302134
Consider instead more specific tags, e.g., dram, sram, flash
0
votes
1
answer
87
views
Externally triggered high impedance toggle for large number of parallel lines
I'm sending about 40KB of memory every 20ms, and the consumer device requires a 100ns response time for reads.
Both CPUs are therefore using the same bus. … So, I need the "producer" CPU to be able to set all of those lines from the "consumer" CPU to high impedance during writes (basically implementing the OE functionality on memory chips) otherwise, my understanding …
- 131