Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with sram
Search options answers only
not deleted
user 3123
Static random-access memory (SRAM) if a form of memory that uses latches to store information. It is volatile and loses information when power is removed but unlike dynamic does not require refreshing to retain information. This comes at the cost of higher complexity and less density than DRAM, but allows static and low frequency / power use which is important in many systems.
1
vote
What would happen if write strobe signal is asserted in asynchronous SRAM as data & address ...
Static memory chips will generally behave as though they sample the data input continuously as long as the write strobes are active. The data input will generally need to stabilize some time before t …
- 47.3k
3
votes
Reading and writing SRAM
What would be ideal would be if you could have two counters which included three-state output drivers, so you could easily alternate between the values. Unfortunately, I don't know of any such beast. …
- 47.3k
3
votes
SRAM and Flip-Flops
Since holding information is generally only useful if one has a means of supplying it in the first place, an SRAM cell will add some additional logic to the four-transistor cell to allow access to it. …
- 47.3k
3
votes
Accepted
Microprocessor controlling SRAM through an FPGA
SRAM is working properly. … the SRAM would see in actual use. …
- 47.3k
0
votes
Frame memory (SRAM) size for an image
The minimum amount of RAM required to hold each row of an image will generally the number of pixels per row times the number of bits per pixel [most systems use the same number of bits for every pixel …
- 47.3k
8
votes
SRAM swapped address / data bits
For many kinds of chips, especially asynchronous static RAM chips, the arrangement of address, and the arrangement of data bits, are entirely arbitrary. Indeed, while manufacturers will generally num …
- 47.3k
1
vote
Accepted
How do the access transistors in an SRAM cell work?
When reading an SRAM bit, both column wires can be driven high (precharged) before raising the row wire high; one of them will then be pulled low, while the other one won't and will remain in the precharged … To write an SRAM bit, one of the column wires should be pulled low while the other is either precharged or pulled high. …
- 47.3k
2
votes
How to implement SRAM sense amplifier?
Actually, I would expect that the simplest way to get a 16x5 RAM would be to simply use a 32Kx8 SRAM and ignore the upper part. …
- 47.3k
1
vote
Physical address vs virtual address
Most processors' instruction sets have a concept of either a unified address space where each location is addressed by a single "number" (as opposed to a bit pattern, meaning that 0x1000 would be cons …
- 47.3k
3
votes
Accessing an SRAM Array?
To write to a one or more cells on a single SRAM row, one should strongly drive both the inverted and non-inverted bit-lines for the appropriate columns with complementary values, float all the other columns …
- 47.3k
0
votes
How can I replace this 5565 SRAM with a dual port SRAM?
How fast is the board in question? It may be possible for something like an ARM microcontroller running a very tight loop to emulate a RAM chip while allowing a means for an outside device to request …
- 47.3k
6
votes
I know why DRAM is slower to write than to read, but why is the L1 & L2 cache RAM slower to ...
In a cache memory system, the time required to physically read or write data from the cache RAM represents only part of the time required to perform a cache read or write access. Especially in a mult …
- 47.3k
3
votes
SRAM memory cell - what kind of flip-flop
A typical SRAM uses a trick I call "resistor priority logic", even though it actually uses variable-sized transistors rather than resistors. …
- 47.3k
0
votes
What's the difference between a SRAM cell and a D-Latch?
An SRAM cell will have one or two bidirectional data wires and one or two enable signals (if two, one will control each data wire; if one, it will control both. … Making an SRAM array can support two simultaneous independent reads requires only adding the additional wire necessary to give each cell two independent enables. …
- 47.3k