Search Results
Search type | Search syntax |
---|---|
Tags | [tag] |
Exact | "words here" |
Author |
user:1234 user:me (yours) |
Score |
score:3 (3+) score:0 (none) |
Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
Views | views:250 |
Code | code:"if (foo != bar)" |
Sections |
title:apples body:"apples oranges" |
URL | url:"*.example.com" |
Saves | in:saves |
Status |
closed:yes duplicate:no migrated:no wiki:no |
Types |
is:question is:answer |
Exclude |
-[tag] -apples |
For more details on advanced search visit our help page |
SPI is a low-level 3 or 4 wire serial bus interface with clock (SCLK), data in (MISO) and data out (MOSI). The fourth wire is a Slave Select to uniquely select a device on the bus. This signal is usually active-low. Slave Select, Chip Select, CS#, SS# stand for the same function, typically. Be sure to check the datasheet, though. The SPI bus is a *de facto* standard lacking the formal specification.
2
votes
2
answers
209
views
Use one chip from multiple daisy-chained ADCs
My PCB consists of multiple ADC chips (AD7685) connected in a daisy-chain mode with STM32F303 as MCU and SPI communication. …
4
votes
2
answers
696
views
Limit of daisy-chaining of multiple ADCs
I am designing a device consisting of 20 daisy-chained ADCs (https://www.analog.com/media/en/technical-documentation/data-sheets/ad7685.pdf) communicating via SPI with the STM32F303 microprocessor. …