Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with spi
Search options answers only
not deleted
user 4245
SPI is a low-level 3 or 4 wire serial bus interface with clock (SCLK), data in (MISO) and data out (MOSI). The fourth wire is a Slave Select to uniquely select a device on the bus. This signal is usually active-low. Slave Select, Chip Select, CS#, SS# stand for the same function, typically. Be sure to check the datasheet, though. The SPI bus is a *de facto* standard lacking the formal specification.
6
votes
Accepted
SPI and word size - what happens with (say) 8 bit and 24 bit data from the same chip?
It doesn't. It just works in whatever data size you tell it to.
Typically that is 8 bits, though some can work in 16 or 32 bits for increased efficiency.
To transfer 8 bits you lower SS, transfer 8 …
- 56.4k
3
votes
Is it possible for a SPI slave to talk to other slaves?
The only difference between a master and a slave is the master genetates the clock and SS signals and the slave listens for them.
While the front panel in not actively being a master there is no prob …
- 56.4k
14
votes
Accepted
Is the SPI Interface just a protocol or actual hardware?
Also, in chips with DMA the whole SPI subsystem can be completely decoupled from the CPU to run with absolute minimal overhead.
By the way, "SPI Interface" is an example of RAS syndrome. … SPI stands for "Serial Peripheral Interface", so "SPI Interface" would equate to "Serial Peripheral Interface Interface". But I digress. …
- 56.4k
1
vote
Are SPI slave select lines hardware enhanced?
For more advanced protocols using the SPI hardware (most notably I2S) the SS pin is generally controlled by hardware. In the case of I2S it is often used as the LRCLK. … The SS pin is quite often specially linked with the SPI hardware in such a way that when running in slave mode the SS pin can automatically control reception of data, and even raise interrupts when it …
- 56.4k
3
votes
Is it logical to use pull-up resistor on SPI Clock line
It makes no sense to add a pull-up to the clock since the only time the slave cares about what happens on that line is when you are actively doing an SPI transaction. …
- 56.4k
7
votes
Accepted
SPI and a Flash memory IC, the basics
The number of 'wires' in SPI is misleading at best, as it doesn't really tell you how many real wires are needed. … SPI defines how the data is transferred, not how the data is formed. …
- 56.4k
6
votes
Accepted
SPI communication - bits per second vs Hz
SPI is a fully synchronous serial protocol. For every clock cycle one bit is transferred.
There is, therefore. a 1:1 relationship between bits per second and hertz. … A 20MHz SPI bus runs at 20Mbps. …
- 56.4k
1
vote
Accepted
SPI Slave Frequency Setup
SPI is a synchronous protocol. That means that you transmit the clock as a discrete signal and it is used directly by the receiver to time the reception of the data. …
- 56.4k
8
votes
Cheapest way to translate 5V SPI signal to 3V SPI?
The simplest way (I don't know if it's the best) is with a simple voltage divider. 3.3V is 2/3 of 5V, so a 1:2 divider should work:
- 56.4k
1
vote
Accepted
How do I isolate an open collector MISO from a non-open collector MISO?
The only difference between a "normal" and "open collector" (or "open drain") output is the addition of an extra transistor (or FET).
Adding an external transistor (with base current limiting resis …
- 56.4k
2
votes
Accepted
Problems connecting differential ADC to SPI chain
You're misunderstanding how SPI works.
In an SPI bus every device connects to MISO, MOSI and SCK (or as many of those as there are on the chip) in parallel. …
- 56.4k
7
votes
Accepted
Cascading several SPI devices
No, you cannot do what you are thinking (if you are thinking what I think you are thinking) with just any SPI devices.
The devices you have pointed to are not SPI devices, but shift registers. … They do not operate in quite the same way as SPI, however SPI can be used to drive them.
They are actually more akin to JTAG than SPI. …
- 56.4k
3
votes
Accepted
LCD Display connection
That display requires you to send each frame as a frame in its entirety. You need to send the full pixel data for each and every pixel with all the right timing. Kind of like driving a VGA monitor.
…
- 56.4k
1
vote
Accepted
How to configure the SPI pins(MOSI,MISO,sclk and SS) for ATMEL ATSAM3X8E?
SPI is an incredibly simple protocol. The main thing to remember with it is it's full duplex and synchronous. …
- 56.4k
4
votes
Microprocessors for multiple (~40) SPI devices?
One word of caution when you are using that many SPI devices on a single bus:
Input Capacitance.
That number of devices will put a massive amount of capacitance on the bus. … (Basically the input capacitance coupled with the output impedance of the MCU's IO pins form a low-pass filter turning higher frequency square waves into more like sine waves, which SPI doesn't like - …
- 56.4k