Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with counter
Search options not deleted
user 99426
A digital circuit that literally "counts" - it progresses through a sequence of states that are representative of some value. It need not count in a natural progression, i.e., 1,2,3,4,5, etc., to be considered a counter (you can have different count sequences). Sometime it's sufficient that the counter counts to some value and then stops. Examples are Gray code, up/down counter.
0
votes
2
answers
1k
views
Why asynchronous counters can not work at high clock frequencies?
Asynchronous counters can not work at high clock frequencies and cause problems with decoding circuits. What does this mean in terms of timing and operation of the circuit?
Why a “re-synchronizing” …
- 147
0
votes
3
answers
1k
views
How does the clock skew affect the design?
What does these statements explain with respect to setup and hold time, I am unable to understand:
If combinational logic delay is very short or clock skew is large enough then output of 1st FF would …
- 147