Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with memory
Search options not deleted
user 99426
Consider instead more specific tags, e.g., dram, sram, flash
1
vote
2
answers
85
views
What is the need for implementing synthesizable linked list module in RTL?
Given that synthesized hardware has static memory size, what's the advantage of having linked list structure over array? …
- 147
0
votes
0
answers
45
views
Can we service another memory request from L1 cache when an L1 miss is being serviced from L2?
In the meantime L1 cache is idle, in that case can we use L1 cache to service a different memory request that could hit in L1? … In other words, can we use L1 cache to service other memory requests until L2 cache responds with data for a previous L1 cache miss. …
- 147